A high speed, low power PRML read channel device

A complete read channel device using PR-IV signalling and maximum likelihood detection is described. Descriptions, simulated performance and measured results of the digital adaptive feedback loops (AGC, FIR tap weights, DFE tap weights, frequency and phase) in the read channel are presented. Analog...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEEE transactions on magnetics 1995-03, Vol.31 (2), p.1186-1195, Article 1186
Hauptverfasser:	Sonntag, J., Agazzi, O., Aziz, P., Burger, H., Comino, V., Heimann, M., Karanink, T., Khoury, J., Madine, S., Nagaraj, K., Offord, G., Peruzzi, R., Plany, J., Rao, N., Sayiner, N., Setty, P., Threadgill, K.
Format:	Artikel
Sprache:	eng
Schlagworte:	Applied sciences Circuit testing Decision feedback equalizers Demodulation Digital filters Electronics Exact sciences and technology Feedback loop Finite impulse response filter Frequency measurement Maximum likelihood detection Phase measurement Recording and replay of audio and video signals Servomechanisms Storage and reproduction of information
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	A complete read channel device using PR-IV signalling and maximum likelihood detection is described. Descriptions, simulated performance and measured results of the digital adaptive feedback loops (AGC, FIR tap weights, DFE tap weights, frequency and phase) in the read channel are presented. Analog FIR filter and hash A/D converter performance is presented. The weighted averaging servo demodulation technique used in the device is described and compared to integration. This monolithic CMOS device consumes less than 0.75 W when reading at 85 Mbps, and occupies a step-and-repeat area of 24.6 mm/sup 2/.< >
ISSN:	0018-9464 1941-0069
DOI:	10.1109/20.364805