A 300-MHz 115-W 32-b bipolar ECL microprocessor

A 300-MHz 115-W 32-b bipolar ECL microprocessor

A full-custom single-chip bipolar ECL RISC microprocessor was implemented in a 1.0- mu m single-poly bipolar technology. This research prototype contains a CPU and on-chip 2-KB instruction and 2-KB data caches. Worst-case power dissipation with a nominal -5.2 V supply is 115 W. The chip has been des...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE journal of solid-state circuits 1993-11, Vol.28 (11), p.1152-1166
Hauptverfasser: Jouppi, N.P., Boyle, P., Dion, J., Doherty, M.J., Eustace, A., Haddad, R.W., Mayo, R., Menon, S., Monier, L.M., Stark, D., Turrini, S., Yang, J.L., Hamburgen, R., Fitch, J.S., Kao, R.
Format: Artikel
Sprache:eng
Schlagworte:
Applied sciences
Bipolar transistors
C (programming language)
Clocks
Computer aided design
Computer aided network analysis
Data storage equipment
Design automation
Electric network analyzers
Electronics
Electronics packaging
Emitter coupled logic circuits
Energy dissipation
Exact sciences and technology
Frequency
Integrated circuit layout
Integrated circuits
Integrated circuits by function (including memories and processors)
Microprocessors
Packaging
Power dissipation
Process design
Prototypes
Reduced instruction set computing
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Very large scale integration
VLSI circuits
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A full-custom single-chip bipolar ECL RISC microprocessor was implemented in a 1.0- mu m single-poly bipolar technology. This research prototype contains a CPU and on-chip 2-KB instruction and 2-KB data caches. Worst-case power dissipation with a nominal -5.2 V supply is 115 W. The chip has been designed for a worst-case clock frequency of 275 MHz at a nominal supply. The chip verifies a new style of CAD tools developed during the design process, advanced packaging techniques for high-power microprocessors, and VLSI ECL circuit techniques.< >
ISSN:0018-9200
1558-173X
DOI:10.1109/4.245601