Chip-to-Module Interconnections Using “Sea of Leads” Technology

The drive toward higher density and higher performance in integrated circuits creates a need to keep interconnects short and eliminate layers of packaging. In this article, we propose a novel, ultrahigh-density (exceeding 104 leads per cm2), compliant, wafer-level, input/output interconnection techn...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:MRS bulletin 2003-01, Vol.28 (1), p.61-67
Hauptverfasser: Bakir, Muhannad S., Reed, Hollie A., Mulé, Anthony V., Jayachandran, Joseph Paul, Kohl, Paul A., Martin, Kevin P., Gaylord, Thomas K., Meindl, James D.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The drive toward higher density and higher performance in integrated circuits creates a need to keep interconnects short and eliminate layers of packaging. In this article, we propose a novel, ultrahigh-density (exceeding 104 leads per cm2), compliant, wafer-level, input/output interconnection technology called “sea of leads” as a key enabling technology for future high-performance microsystems. The mechanical compliance is addressed through slippery leads (leads released from the surface) and embedded air gaps. The ability to fabricate embedded air gaps has enabled the integration of optical interconnects with high index-of-refraction mismatches between the core and cladding.
ISSN:0883-7694
1938-1425
DOI:10.1557/mrs2003.19