Performance analysis of speeded‐up high‐speed packet switches

In this paper, we study the performance of high‐speed packet switches, where the switch fabric operates at a slightly higher speed than the links, i.e., a speeded‐up switch. Such structures are by no means new and there are two well studied architectures in the literature for such packet switches: p...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Journal of high speed networks 2001-01, Vol.10 (3), p.161-186
Hauptverfasser: Diwan, Aniruddha S., Guérin, Roch, Sivarajan, Kumar N.
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!