Integrating scheduling and physical design into a coherent compilation cycle for reconfigurable computing architectures

Advances in the FPGA technology, both in terms of device capacity and architecture, have resulted in introduction of reconfigurable computing machines, where the hardware adapts itself to the running application to gain speedup. To keep up with the ever-growing performance expectations of such syste...

Ausführliche Beschreibung