FASTEST: A tool for a complete and efficient statistical evaluation of analog circuits. DC analysis

FASTEST: A tool for a complete and efficient statistical evaluation of analog circuits. DC analysis

A set of novel techniques are implemented in a CAD tool, FASTEST, which evaluates statistical deviations in the performance characteristics of analog circuits, starting from the statistical deviations in the technological parameters of MOS transistors, achieving more than one order of magnitude CPU...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Analog integrated circuits and signal processing 2001-12, Vol.29 (3), p.201-212
Hauptverfasser: Lopez-Ahumada, R, Rodriguez-Macias, R
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 212
container_issue 3
container_start_page 201
container_title Analog integrated circuits and signal processing
container_volume 29
creator Lopez-Ahumada, R
Rodriguez-Macias, R
description A set of novel techniques are implemented in a CAD tool, FASTEST, which evaluates statistical deviations in the performance characteristics of analog circuits, starting from the statistical deviations in the technological parameters of MOS transistors, achieving more than one order of magnitude CPU time reduction. A description of techniques for DC specifications is presented herein. The tool performance is demonstrated via the analysis of a multiple current mirror and two different CMOS transconductors. The CPU time is reduced by a factor from 10 to 27 with respect to conventional Monte Carlo analysis of electrical simulations, while maintaining similar accuracy in the computations.
doi_str_mv 10.1023/A:1011265531099
format Article
fullrecord <record><control><sourceid>proquest</sourceid><recordid>TN_cdi_proquest_miscellaneous_26757413</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>26757413</sourcerecordid><originalsourceid>FETCH-LOGICAL-p184t-4d021aa9c9174b4c7dcbe1fb81e0f07afdf915690812bf38e6273d5f8b9e24cb3</originalsourceid><addsrcrecordid>eNotjLFOwzAURT2ARCnMrJ7YUt6znTjuFpUWkCoxNMyV49jIyI1D7CDx91TAdHWOji4hdwgrBMYfmjUCIqvKkiModUEWoFhZIHC4ItcpfQAAkwIWxOyaQ7s9tGva0BxjoC5OVFMTT2Ow2VI99NQ65423Q6Yp6-xT9kYHar90mM8YBxrdudMhvlPjJzP7nFb0cfPrvpNPN-TS6ZDs7f8uydtu226ei_3r08um2Rcj1iIXogeGWiujUIpOGNmbzqLrarTgQGrXO4VlpaBG1jle24pJ3peu7pRlwnR8Se7_fscpfs425ePJJ2ND0IONczqySpZSIOc_aPZW5A</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>26757413</pqid></control><display><type>article</type><title>FASTEST: A tool for a complete and efficient statistical evaluation of analog circuits. DC analysis</title><source>SpringerLink Journals</source><creator>Lopez-Ahumada, R ; Rodriguez-Macias, R</creator><creatorcontrib>Lopez-Ahumada, R ; Rodriguez-Macias, R</creatorcontrib><description>A set of novel techniques are implemented in a CAD tool, FASTEST, which evaluates statistical deviations in the performance characteristics of analog circuits, starting from the statistical deviations in the technological parameters of MOS transistors, achieving more than one order of magnitude CPU time reduction. A description of techniques for DC specifications is presented herein. The tool performance is demonstrated via the analysis of a multiple current mirror and two different CMOS transconductors. The CPU time is reduced by a factor from 10 to 27 with respect to conventional Monte Carlo analysis of electrical simulations, while maintaining similar accuracy in the computations.</description><identifier>ISSN: 0925-1030</identifier><identifier>DOI: 10.1023/A:1011265531099</identifier><language>eng</language><ispartof>Analog integrated circuits and signal processing, 2001-12, Vol.29 (3), p.201-212</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,776,780,27901,27902</link.rule.ids></links><search><creatorcontrib>Lopez-Ahumada, R</creatorcontrib><creatorcontrib>Rodriguez-Macias, R</creatorcontrib><title>FASTEST: A tool for a complete and efficient statistical evaluation of analog circuits. DC analysis</title><title>Analog integrated circuits and signal processing</title><description>A set of novel techniques are implemented in a CAD tool, FASTEST, which evaluates statistical deviations in the performance characteristics of analog circuits, starting from the statistical deviations in the technological parameters of MOS transistors, achieving more than one order of magnitude CPU time reduction. A description of techniques for DC specifications is presented herein. The tool performance is demonstrated via the analysis of a multiple current mirror and two different CMOS transconductors. The CPU time is reduced by a factor from 10 to 27 with respect to conventional Monte Carlo analysis of electrical simulations, while maintaining similar accuracy in the computations.</description><issn>0925-1030</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2001</creationdate><recordtype>article</recordtype><recordid>eNotjLFOwzAURT2ARCnMrJ7YUt6znTjuFpUWkCoxNMyV49jIyI1D7CDx91TAdHWOji4hdwgrBMYfmjUCIqvKkiModUEWoFhZIHC4ItcpfQAAkwIWxOyaQ7s9tGva0BxjoC5OVFMTT2Ow2VI99NQ65423Q6Yp6-xT9kYHar90mM8YBxrdudMhvlPjJzP7nFb0cfPrvpNPN-TS6ZDs7f8uydtu226ei_3r08um2Rcj1iIXogeGWiujUIpOGNmbzqLrarTgQGrXO4VlpaBG1jle24pJ3peu7pRlwnR8Se7_fscpfs425ePJJ2ND0IONczqySpZSIOc_aPZW5A</recordid><startdate>20011201</startdate><enddate>20011201</enddate><creator>Lopez-Ahumada, R</creator><creator>Rodriguez-Macias, R</creator><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>20011201</creationdate><title>FASTEST: A tool for a complete and efficient statistical evaluation of analog circuits. DC analysis</title><author>Lopez-Ahumada, R ; Rodriguez-Macias, R</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-p184t-4d021aa9c9174b4c7dcbe1fb81e0f07afdf915690812bf38e6273d5f8b9e24cb3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2001</creationdate><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Lopez-Ahumada, R</creatorcontrib><creatorcontrib>Rodriguez-Macias, R</creatorcontrib><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>Analog integrated circuits and signal processing</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Lopez-Ahumada, R</au><au>Rodriguez-Macias, R</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>FASTEST: A tool for a complete and efficient statistical evaluation of analog circuits. DC analysis</atitle><jtitle>Analog integrated circuits and signal processing</jtitle><date>2001-12-01</date><risdate>2001</risdate><volume>29</volume><issue>3</issue><spage>201</spage><epage>212</epage><pages>201-212</pages><issn>0925-1030</issn><abstract>A set of novel techniques are implemented in a CAD tool, FASTEST, which evaluates statistical deviations in the performance characteristics of analog circuits, starting from the statistical deviations in the technological parameters of MOS transistors, achieving more than one order of magnitude CPU time reduction. A description of techniques for DC specifications is presented herein. The tool performance is demonstrated via the analysis of a multiple current mirror and two different CMOS transconductors. The CPU time is reduced by a factor from 10 to 27 with respect to conventional Monte Carlo analysis of electrical simulations, while maintaining similar accuracy in the computations.</abstract><doi>10.1023/A:1011265531099</doi><tpages>12</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0925-1030
ispartof Analog integrated circuits and signal processing, 2001-12, Vol.29 (3), p.201-212
issn 0925-1030
language eng
recordid cdi_proquest_miscellaneous_26757413
source SpringerLink Journals
title FASTEST: A tool for a complete and efficient statistical evaluation of analog circuits. DC analysis
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T01%3A33%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=FASTEST:%20A%20tool%20for%20a%20complete%20and%20efficient%20statistical%20evaluation%20of%20analog%20circuits.%20DC%20analysis&rft.jtitle=Analog%20integrated%20circuits%20and%20signal%20processing&rft.au=Lopez-Ahumada,%20R&rft.date=2001-12-01&rft.volume=29&rft.issue=3&rft.spage=201&rft.epage=212&rft.pages=201-212&rft.issn=0925-1030&rft_id=info:doi/10.1023/A:1011265531099&rft_dat=%3Cproquest%3E26757413%3C/proquest%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=26757413&rft_id=info:pmid/&rfr_iscdi=true