The intelligent approach to register-transfer level synthesis

The intelligent approach to register-transfer level synthesis

This paper describes a VHDL high-level synthesis system HLS/BIT with the emphasis on its register-transfer level (RTL) binding and technology mapping subsystem that adopts an intelligent technique to build the intelligent binding component library (IBCL). The component instantiated mechanism and the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Artificial intelligence in engineering 1998-07, Vol.12 (3), p.143-147
Hauptverfasser: Zongfu, Yan, Mingye, Liu, Hantao, Song
Format: Artikel
Sprache:eng
Schlagworte:
Algorithmics. Computability. Computer arithmetics
Applied sciences
Artificial intelligence
Computer aided design
Computer science
control theory
systems
Exact sciences and technology
high-level synthesis
intelligent binding component library
intelligent CAD
Learning and adaptive systems
RTL synthesis
Software
technology mapping
Theoretical computing
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This paper describes a VHDL high-level synthesis system HLS/BIT with the emphasis on its register-transfer level (RTL) binding and technology mapping subsystem that adopts an intelligent technique to build the intelligent binding component library (IBCL). The component instantiated mechanism and the knowledge-based approach to RTL technology mapping are also presented.
ISSN:0954-1810
DOI:10.1016/S0954-1810(96)00027-1