Scaling shared-bus multi-processors with multiple buses and shared caches: a performance study

A new system called multiple interleaved buses is described and analysed. It attempts to balance performance and cost trade-offs in a snoopy cache multiprocessor environment. Simulation results show the new system performs almost as well as multiple independent buses, but with simpler and less costly implementation. (Original abstract-amended)