Circuit yield optimization by analyzing performance statistics

A new method for yield optimization is presented that considers the high computational costs for circuit simulations and the typical parameter partitioning of integrated device models in deterministic and statistical parameters. It is based on a systematic concept for performance function macromodel...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Microprocessing and microprogramming 1992, Vol.35 (1), p.697-703
Hauptverfasser: Graeb, Helmut E., Lederle, Reiner E.
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A new method for yield optimization is presented that considers the high computational costs for circuit simulations and the typical parameter partitioning of integrated device models in deterministic and statistical parameters. It is based on a systematic concept for performance function macromodeling, that allows a flexible trade-off between simulation costs and modeling accuracy. Using quadratic performance models, an analytical expression for the yield gradient is derived by analyzing the performance statistics. Based on this yield gradient, an efficient deterministic optimization procedure will be proposed, which maintains the individual view of performance properties.
ISSN:0165-6074
DOI:10.1016/0165-6074(92)90389-O