Processing techniques for refractory integrated circuits (superconducting)

Processing techniques have been developed to increase yields and uniformity in superconductor integrated circuits fabricated with refractory materials. An eight-level process was used to define a ground plane, ground plane insulator, Josephson junction base and counterelectrodes, a second insulator...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on magnetics 1989-03, Vol.25 (2), p.1127-1130
Hauptverfasser: Przybysz, J.X., Blaugher, R.D., Buttyan, J.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 1130
container_issue 2
container_start_page 1127
container_title IEEE transactions on magnetics
container_volume 25
creator Przybysz, J.X.
Blaugher, R.D.
Buttyan, J.
description Processing techniques have been developed to increase yields and uniformity in superconductor integrated circuits fabricated with refractory materials. An eight-level process was used to define a ground plane, ground plane insulator, Josephson junction base and counterelectrodes, a second insulator layer, superconductor interconnections, resistors, and gold contact pads. Every layer, except the gold, was patterned by reactive ion etching (RIE). A resistor structure was developed that included an etch stop layer. The formation of polymers, which occurs with etch gases containing carbon, was inhibited by the addition of oxygen to the plasma. RIE of insulator vias was accomplished with a mixture of NF/sub 3/ and Ar that gave good selectivity for silicon dioxide over niobium. Stress-free films of niobium, molybdenum, and silicon dioxide were obtained by adjusting the sputtering gas pressure. Molybdenum resistors, deposited as a top layer, were trimmed by RIE as a post-testing step to improve circuit performance.< >
doi_str_mv 10.1109/20.92488
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_miscellaneous_25394503</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>92488</ieee_id><sourcerecordid>25394503</sourcerecordid><originalsourceid>FETCH-LOGICAL-c266t-7a7448e7e1c3a6279314336cfa3cb2e539e771303e316991579d1b50c84e11843</originalsourceid><addsrcrecordid>eNqNkL1PwzAQxS0EEqUgsbJlQmVI8dmOHY-oKl-qBAPMluteilEbF9sZ-t-TEsTMdHq63z29e4RcAp0CUH3L6FQzUddHZARaQEmp1MdkRCnUpRZSnJKzlD57KSqgI_L8GoPDlHy7LjK6j9Z_dZiKJsQiYhOtyyHuC99mXEebcVU4H13ncyomqdthdKFddS735zfn5KSxm4QXv3NM3u_nb7PHcvHy8DS7W5SOSZlLZZUQNSoEx61kSnMQnEvXWO6WDCuuUSnglCMHqTVUSq9gWVFXCwSoBR-T68F3F8MhbDZbnxxuNrbF0CXDegtRUf4_UHDVg5MBdDGk1P9tdtFvbdwboObQqmHU_LTao1cD6hHxDxt23yEMcRc</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>25394437</pqid></control><display><type>article</type><title>Processing techniques for refractory integrated circuits (superconducting)</title><source>IEEE Electronic Library (IEL)</source><creator>Przybysz, J.X. ; Blaugher, R.D. ; Buttyan, J.</creator><creatorcontrib>Przybysz, J.X. ; Blaugher, R.D. ; Buttyan, J.</creatorcontrib><description>Processing techniques have been developed to increase yields and uniformity in superconductor integrated circuits fabricated with refractory materials. An eight-level process was used to define a ground plane, ground plane insulator, Josephson junction base and counterelectrodes, a second insulator layer, superconductor interconnections, resistors, and gold contact pads. Every layer, except the gold, was patterned by reactive ion etching (RIE). A resistor structure was developed that included an etch stop layer. The formation of polymers, which occurs with etch gases containing carbon, was inhibited by the addition of oxygen to the plasma. RIE of insulator vias was accomplished with a mixture of NF/sub 3/ and Ar that gave good selectivity for silicon dioxide over niobium. Stress-free films of niobium, molybdenum, and silicon dioxide were obtained by adjusting the sputtering gas pressure. Molybdenum resistors, deposited as a top layer, were trimmed by RIE as a post-testing step to improve circuit performance.&lt; &gt;</description><identifier>ISSN: 0018-9464</identifier><identifier>EISSN: 1941-0069</identifier><identifier>DOI: 10.1109/20.92488</identifier><identifier>CODEN: IEMGAQ</identifier><language>eng</language><publisher>IEEE</publisher><subject>Etching ; Gold ; Insulation ; Josephson junctions ; Niobium ; Resistors ; Silicon compounds ; Superconducting epitaxial layers ; Superconducting integrated circuits ; Superconducting materials</subject><ispartof>IEEE transactions on magnetics, 1989-03, Vol.25 (2), p.1127-1130</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/92488$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/92488$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Przybysz, J.X.</creatorcontrib><creatorcontrib>Blaugher, R.D.</creatorcontrib><creatorcontrib>Buttyan, J.</creatorcontrib><title>Processing techniques for refractory integrated circuits (superconducting)</title><title>IEEE transactions on magnetics</title><addtitle>TMAG</addtitle><description>Processing techniques have been developed to increase yields and uniformity in superconductor integrated circuits fabricated with refractory materials. An eight-level process was used to define a ground plane, ground plane insulator, Josephson junction base and counterelectrodes, a second insulator layer, superconductor interconnections, resistors, and gold contact pads. Every layer, except the gold, was patterned by reactive ion etching (RIE). A resistor structure was developed that included an etch stop layer. The formation of polymers, which occurs with etch gases containing carbon, was inhibited by the addition of oxygen to the plasma. RIE of insulator vias was accomplished with a mixture of NF/sub 3/ and Ar that gave good selectivity for silicon dioxide over niobium. Stress-free films of niobium, molybdenum, and silicon dioxide were obtained by adjusting the sputtering gas pressure. Molybdenum resistors, deposited as a top layer, were trimmed by RIE as a post-testing step to improve circuit performance.&lt; &gt;</description><subject>Etching</subject><subject>Gold</subject><subject>Insulation</subject><subject>Josephson junctions</subject><subject>Niobium</subject><subject>Resistors</subject><subject>Silicon compounds</subject><subject>Superconducting epitaxial layers</subject><subject>Superconducting integrated circuits</subject><subject>Superconducting materials</subject><issn>0018-9464</issn><issn>1941-0069</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1989</creationdate><recordtype>article</recordtype><recordid>eNqNkL1PwzAQxS0EEqUgsbJlQmVI8dmOHY-oKl-qBAPMluteilEbF9sZ-t-TEsTMdHq63z29e4RcAp0CUH3L6FQzUddHZARaQEmp1MdkRCnUpRZSnJKzlD57KSqgI_L8GoPDlHy7LjK6j9Z_dZiKJsQiYhOtyyHuC99mXEebcVU4H13ncyomqdthdKFddS735zfn5KSxm4QXv3NM3u_nb7PHcvHy8DS7W5SOSZlLZZUQNSoEx61kSnMQnEvXWO6WDCuuUSnglCMHqTVUSq9gWVFXCwSoBR-T68F3F8MhbDZbnxxuNrbF0CXDegtRUf4_UHDVg5MBdDGk1P9tdtFvbdwboObQqmHU_LTao1cD6hHxDxt23yEMcRc</recordid><startdate>19890301</startdate><enddate>19890301</enddate><creator>Przybysz, J.X.</creator><creator>Blaugher, R.D.</creator><creator>Buttyan, J.</creator><general>IEEE</general><scope>AAYXX</scope><scope>CITATION</scope><scope>8FD</scope><scope>H8D</scope><scope>L7M</scope><scope>7U5</scope></search><sort><creationdate>19890301</creationdate><title>Processing techniques for refractory integrated circuits (superconducting)</title><author>Przybysz, J.X. ; Blaugher, R.D. ; Buttyan, J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c266t-7a7448e7e1c3a6279314336cfa3cb2e539e771303e316991579d1b50c84e11843</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1989</creationdate><topic>Etching</topic><topic>Gold</topic><topic>Insulation</topic><topic>Josephson junctions</topic><topic>Niobium</topic><topic>Resistors</topic><topic>Silicon compounds</topic><topic>Superconducting epitaxial layers</topic><topic>Superconducting integrated circuits</topic><topic>Superconducting materials</topic><toplevel>online_resources</toplevel><creatorcontrib>Przybysz, J.X.</creatorcontrib><creatorcontrib>Blaugher, R.D.</creatorcontrib><creatorcontrib>Buttyan, J.</creatorcontrib><collection>CrossRef</collection><collection>Technology Research Database</collection><collection>Aerospace Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Solid State and Superconductivity Abstracts</collection><jtitle>IEEE transactions on magnetics</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Przybysz, J.X.</au><au>Blaugher, R.D.</au><au>Buttyan, J.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Processing techniques for refractory integrated circuits (superconducting)</atitle><jtitle>IEEE transactions on magnetics</jtitle><stitle>TMAG</stitle><date>1989-03-01</date><risdate>1989</risdate><volume>25</volume><issue>2</issue><spage>1127</spage><epage>1130</epage><pages>1127-1130</pages><issn>0018-9464</issn><eissn>1941-0069</eissn><coden>IEMGAQ</coden><abstract>Processing techniques have been developed to increase yields and uniformity in superconductor integrated circuits fabricated with refractory materials. An eight-level process was used to define a ground plane, ground plane insulator, Josephson junction base and counterelectrodes, a second insulator layer, superconductor interconnections, resistors, and gold contact pads. Every layer, except the gold, was patterned by reactive ion etching (RIE). A resistor structure was developed that included an etch stop layer. The formation of polymers, which occurs with etch gases containing carbon, was inhibited by the addition of oxygen to the plasma. RIE of insulator vias was accomplished with a mixture of NF/sub 3/ and Ar that gave good selectivity for silicon dioxide over niobium. Stress-free films of niobium, molybdenum, and silicon dioxide were obtained by adjusting the sputtering gas pressure. Molybdenum resistors, deposited as a top layer, were trimmed by RIE as a post-testing step to improve circuit performance.&lt; &gt;</abstract><pub>IEEE</pub><doi>10.1109/20.92488</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0018-9464
ispartof IEEE transactions on magnetics, 1989-03, Vol.25 (2), p.1127-1130
issn 0018-9464
1941-0069
language eng
recordid cdi_proquest_miscellaneous_25394503
source IEEE Electronic Library (IEL)
subjects Etching
Gold
Insulation
Josephson junctions
Niobium
Resistors
Silicon compounds
Superconducting epitaxial layers
Superconducting integrated circuits
Superconducting materials
title Processing techniques for refractory integrated circuits (superconducting)
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T21%3A27%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Processing%20techniques%20for%20refractory%20integrated%20circuits%20(superconducting)&rft.jtitle=IEEE%20transactions%20on%20magnetics&rft.au=Przybysz,%20J.X.&rft.date=1989-03-01&rft.volume=25&rft.issue=2&rft.spage=1127&rft.epage=1130&rft.pages=1127-1130&rft.issn=0018-9464&rft.eissn=1941-0069&rft.coden=IEMGAQ&rft_id=info:doi/10.1109/20.92488&rft_dat=%3Cproquest_RIE%3E25394503%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=25394437&rft_id=info:pmid/&rft_ieee_id=92488&rfr_iscdi=true