A self-isolated and efficient power device for HVIC's: RESURF LDMOS with SIPOS layers

A self-isolated and efficient power device for HVIC's: RESURF LDMOS with SIPOS layers

A junction termination technique, combining the effect of a semi-resistive layer with a RESURF structure is evaluated for a LDMOST by bidimensional numerical analysis. It is shown that the drawbacks inherent to the RESURF principle, mainly the sensitivity to technological parameters, are bypassed by...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:ESSDERC '92: 22nd European Solid State Device Research conference 1992, Vol.19 (1), p.149-152
Hauptverfasser: Charitat, G., Bouanane, M.A., Rossel, P.
Format: Artikel
Sprache:eng
Schlagworte:
Bipolar transistor circuits
Doping
Low voltage
Microelectronics
Performance analysis
Performance evaluation
Power engineering and energy
Power integrated circuits
Switches
Switching circuits
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A junction termination technique, combining the effect of a semi-resistive layer with a RESURF structure is evaluated for a LDMOST by bidimensional numerical analysis. It is shown that the drawbacks inherent to the RESURF principle, mainly the sensitivity to technological parameters, are bypassed by using a semi-resistive layer. Quantitative analysis shows that the breakdown voltage can be kept at its optimal value even with commercial epitaxial wafer tolerances. The breakdown voltage value is calculated versus the oxide thickness, epi-thickness. Effects on the On resistance and the switching performances are quickly discussed.
ISSN:0167-9317
1873-5568
DOI:10.1016/0167-9317(92)90411-J