Near-Coherent QPSK Performance With Coarse Phase Quantization: A Feedback-Based Architecture for Joint Phase/Frequency Synchronization and Demodulation
As communication systems scale up in bandwidth, the limited resolution in high-speed analog-to-digital converters (ADCs) is a key challenge in realizing low-cost "mostly digital" transceiver architectures. This motivates a systematic effort to understand the limits of such architectures un...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on signal processing 2016-09, Vol.64 (17), p.4432-4443 |
---|---|
Hauptverfasser: | , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | As communication systems scale up in bandwidth, the limited resolution in high-speed analog-to-digital converters (ADCs) is a key challenge in realizing low-cost "mostly digital" transceiver architectures. This motivates a systematic effort to understand the limits of such architectures under the severe quantization constraints imposed by the use of low-precision ADCs. In particular, we investigate a canonical problem of blind carrier phase and frequency synchronization with coarse phase quantization in this paper. We develop a Bayesian approach to blind phase estimation, jointly modeling the unknown data, unknown phase and the quantization nonlinearity. We highlight the crucial role of dither, implemented via a mixed signal architecture with a digitally controlled phase shift prior to the ADC. We show the efficacy of random dither, and then improve upon its performance with a simple feedback control policy that is close to optimal in terms of rapidly reducing the mean squared error of phase estimation. This initial blind phase acquisition stage is followed by feedback-based phase/frequency tracking using an Extended Kalman Filter. Performance evaluations for a QPSK system show that excellent bit error rate (BER) performance, close to that of an unquantized system, is achieved by the use of 8 phase bins (implementable using 4 one-bit ADCs operating on linear combinations of in-phase and quadrature components). |
---|---|
ISSN: | 1053-587X 1941-0476 |
DOI: | 10.1109/TSP.2016.2568169 |