Polyphase Channelizer Demystified [Lecture Notes]
Since the late 1970s, numerous instances of design and applications of channelizers or channelization receivers have been widely reported. With the advent of high-speed field programmable gate arrays, new-generation architectures for implementation with reduced hardware have emerged in the past deca...
Gespeichert in:
Veröffentlicht in: | IEEE signal processing magazine 2016-01, Vol.33 (1), p.144-150 |
---|---|
Hauptverfasser: | , |
Format: | Magazinearticle |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 150 |
---|---|
container_issue | 1 |
container_start_page | 144 |
container_title | IEEE signal processing magazine |
container_volume | 33 |
creator | Krishna, P. Murali Babu, T.P. Sameer |
description | Since the late 1970s, numerous instances of design and applications of channelizers or channelization receivers have been widely reported. With the advent of high-speed field programmable gate arrays, new-generation architectures for implementation with reduced hardware have emerged in the past decade. However, these discrete processing techniques have evolved independently of the classical analog techniques, which were used until a generation earlier. These digital processing methods are not the digitized forms of their analog counterparts and are far superior in performance and flexibility in comparison to the legacy systems. Most of the reported literature in this area requires a level of analytical comprehension that may be too demanding for a student at an entry level in the subject. Keeping this in mind, we are, in this lecture note, presenting an alternative graphical analysis of a polyphase channelizer with a four-channel case study. |
doi_str_mv | 10.1109/MSP.2015.2477423 |
format | Magazinearticle |
fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_miscellaneous_1825567145</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7366712</ieee_id><sourcerecordid>1825567145</sourcerecordid><originalsourceid>FETCH-LOGICAL-c394t-6f5f5e4824a491ea38ae41e66fafdcad246ac3e5ad8a147341b47e87feaa7bc73</originalsourceid><addsrcrecordid>eNpdkE1Lw0AQhhdRsFbvgpeAFy-pO_udo9RPqFpQTyLLNpmlKWlSd5ND_PWmtHjwNHN43neGh5BzoBMAml0_v80njIKcMKG1YPyAjEBKk1KdscNhp5Kn0hhzTE5iXFEKwvBsRGDeVP1m6SIm06Wra6zKHwzJLa772Ja-xCL5nGHedgGTl6bF-HVKjryrIp7t55h83N-9Tx_T2evD0_RmluY8E22qvPQShWHCiQzQceNQACrlnS9yVzChXM5RusI4EJoLWAiNRnt0Ti9yzcfkate7Cc13h7G16zLmWFWuxqaLFgyTUmkQckAv_6Grpgv18J0FbRQ1VGXZQNEdlYcmxoDebkK5dqG3QO3WoR0c2q1Du3c4RC52kRIR_3DN1XCX8V984myg</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>magazinearticle</recordtype><pqid>1786080699</pqid></control><display><type>magazinearticle</type><title>Polyphase Channelizer Demystified [Lecture Notes]</title><source>IEEE Electronic Library (IEL)</source><creator>Krishna, P. Murali ; Babu, T.P. Sameer</creator><creatorcontrib>Krishna, P. Murali ; Babu, T.P. Sameer</creatorcontrib><description>Since the late 1970s, numerous instances of design and applications of channelizers or channelization receivers have been widely reported. With the advent of high-speed field programmable gate arrays, new-generation architectures for implementation with reduced hardware have emerged in the past decade. However, these discrete processing techniques have evolved independently of the classical analog techniques, which were used until a generation earlier. These digital processing methods are not the digitized forms of their analog counterparts and are far superior in performance and flexibility in comparison to the legacy systems. Most of the reported literature in this area requires a level of analytical comprehension that may be too demanding for a student at an entry level in the subject. Keeping this in mind, we are, in this lecture note, presenting an alternative graphical analysis of a polyphase channelizer with a four-channel case study.</description><identifier>ISSN: 1053-5888</identifier><identifier>EISSN: 1558-0792</identifier><identifier>DOI: 10.1109/MSP.2015.2477423</identifier><identifier>CODEN: ISPRE6</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Channelizers ; Delays ; Digital signal processing ; Evolution ; Finite impulse response filters ; Flexibility ; Frequency division multiplexing ; Hardware ; High speed ; Integrated circuits ; Legacy ; Mathematical analysis ; Programmable logic controllers ; Receivers ; Students</subject><ispartof>IEEE signal processing magazine, 2016-01, Vol.33 (1), p.144-150</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2016</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c394t-6f5f5e4824a491ea38ae41e66fafdcad246ac3e5ad8a147341b47e87feaa7bc73</citedby><cites>FETCH-LOGICAL-c394t-6f5f5e4824a491ea38ae41e66fafdcad246ac3e5ad8a147341b47e87feaa7bc73</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7366712$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>776,780,792,27904,54736</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/7366712$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Krishna, P. Murali</creatorcontrib><creatorcontrib>Babu, T.P. Sameer</creatorcontrib><title>Polyphase Channelizer Demystified [Lecture Notes]</title><title>IEEE signal processing magazine</title><addtitle>MSP</addtitle><description>Since the late 1970s, numerous instances of design and applications of channelizers or channelization receivers have been widely reported. With the advent of high-speed field programmable gate arrays, new-generation architectures for implementation with reduced hardware have emerged in the past decade. However, these discrete processing techniques have evolved independently of the classical analog techniques, which were used until a generation earlier. These digital processing methods are not the digitized forms of their analog counterparts and are far superior in performance and flexibility in comparison to the legacy systems. Most of the reported literature in this area requires a level of analytical comprehension that may be too demanding for a student at an entry level in the subject. Keeping this in mind, we are, in this lecture note, presenting an alternative graphical analysis of a polyphase channelizer with a four-channel case study.</description><subject>Channelizers</subject><subject>Delays</subject><subject>Digital signal processing</subject><subject>Evolution</subject><subject>Finite impulse response filters</subject><subject>Flexibility</subject><subject>Frequency division multiplexing</subject><subject>Hardware</subject><subject>High speed</subject><subject>Integrated circuits</subject><subject>Legacy</subject><subject>Mathematical analysis</subject><subject>Programmable logic controllers</subject><subject>Receivers</subject><subject>Students</subject><issn>1053-5888</issn><issn>1558-0792</issn><fulltext>true</fulltext><rsrctype>magazinearticle</rsrctype><creationdate>2016</creationdate><recordtype>magazinearticle</recordtype><sourceid>RIE</sourceid><recordid>eNpdkE1Lw0AQhhdRsFbvgpeAFy-pO_udo9RPqFpQTyLLNpmlKWlSd5ND_PWmtHjwNHN43neGh5BzoBMAml0_v80njIKcMKG1YPyAjEBKk1KdscNhp5Kn0hhzTE5iXFEKwvBsRGDeVP1m6SIm06Wra6zKHwzJLa772Ja-xCL5nGHedgGTl6bF-HVKjryrIp7t55h83N-9Tx_T2evD0_RmluY8E22qvPQShWHCiQzQceNQACrlnS9yVzChXM5RusI4EJoLWAiNRnt0Ti9yzcfkate7Cc13h7G16zLmWFWuxqaLFgyTUmkQckAv_6Grpgv18J0FbRQ1VGXZQNEdlYcmxoDebkK5dqG3QO3WoR0c2q1Du3c4RC52kRIR_3DN1XCX8V984myg</recordid><startdate>201601</startdate><enddate>201601</enddate><creator>Krishna, P. Murali</creator><creator>Babu, T.P. Sameer</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>F28</scope><scope>FR3</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>201601</creationdate><title>Polyphase Channelizer Demystified [Lecture Notes]</title><author>Krishna, P. Murali ; Babu, T.P. Sameer</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c394t-6f5f5e4824a491ea38ae41e66fafdcad246ac3e5ad8a147341b47e87feaa7bc73</frbrgroupid><rsrctype>magazinearticle</rsrctype><prefilter>magazinearticle</prefilter><language>eng</language><creationdate>2016</creationdate><topic>Channelizers</topic><topic>Delays</topic><topic>Digital signal processing</topic><topic>Evolution</topic><topic>Finite impulse response filters</topic><topic>Flexibility</topic><topic>Frequency division multiplexing</topic><topic>Hardware</topic><topic>High speed</topic><topic>Integrated circuits</topic><topic>Legacy</topic><topic>Mathematical analysis</topic><topic>Programmable logic controllers</topic><topic>Receivers</topic><topic>Students</topic><toplevel>online_resources</toplevel><creatorcontrib>Krishna, P. Murali</creatorcontrib><creatorcontrib>Babu, T.P. Sameer</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEEE signal processing magazine</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Krishna, P. Murali</au><au>Babu, T.P. Sameer</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Polyphase Channelizer Demystified [Lecture Notes]</atitle><jtitle>IEEE signal processing magazine</jtitle><stitle>MSP</stitle><date>2016-01</date><risdate>2016</risdate><volume>33</volume><issue>1</issue><spage>144</spage><epage>150</epage><pages>144-150</pages><issn>1053-5888</issn><eissn>1558-0792</eissn><coden>ISPRE6</coden><abstract>Since the late 1970s, numerous instances of design and applications of channelizers or channelization receivers have been widely reported. With the advent of high-speed field programmable gate arrays, new-generation architectures for implementation with reduced hardware have emerged in the past decade. However, these discrete processing techniques have evolved independently of the classical analog techniques, which were used until a generation earlier. These digital processing methods are not the digitized forms of their analog counterparts and are far superior in performance and flexibility in comparison to the legacy systems. Most of the reported literature in this area requires a level of analytical comprehension that may be too demanding for a student at an entry level in the subject. Keeping this in mind, we are, in this lecture note, presenting an alternative graphical analysis of a polyphase channelizer with a four-channel case study.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/MSP.2015.2477423</doi><tpages>7</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 1053-5888 |
ispartof | IEEE signal processing magazine, 2016-01, Vol.33 (1), p.144-150 |
issn | 1053-5888 1558-0792 |
language | eng |
recordid | cdi_proquest_miscellaneous_1825567145 |
source | IEEE Electronic Library (IEL) |
subjects | Channelizers Delays Digital signal processing Evolution Finite impulse response filters Flexibility Frequency division multiplexing Hardware High speed Integrated circuits Legacy Mathematical analysis Programmable logic controllers Receivers Students |
title | Polyphase Channelizer Demystified [Lecture Notes] |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T23%3A56%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Polyphase%20Channelizer%20Demystified%20%5BLecture%20Notes%5D&rft.jtitle=IEEE%20signal%20processing%20magazine&rft.au=Krishna,%20P.%20Murali&rft.date=2016-01&rft.volume=33&rft.issue=1&rft.spage=144&rft.epage=150&rft.pages=144-150&rft.issn=1053-5888&rft.eissn=1558-0792&rft.coden=ISPRE6&rft_id=info:doi/10.1109/MSP.2015.2477423&rft_dat=%3Cproquest_RIE%3E1825567145%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1786080699&rft_id=info:pmid/&rft_ieee_id=7366712&rfr_iscdi=true |