Polyphase Channelizer Demystified [Lecture Notes]

Since the late 1970s, numerous instances of design and applications of channelizers or channelization receivers have been widely reported. With the advent of high-speed field programmable gate arrays, new-generation architectures for implementation with reduced hardware have emerged in the past deca...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE signal processing magazine 2016-01, Vol.33 (1), p.144-150
Hauptverfasser: Krishna, P. Murali, Babu, T.P. Sameer
Format: Magazinearticle
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Since the late 1970s, numerous instances of design and applications of channelizers or channelization receivers have been widely reported. With the advent of high-speed field programmable gate arrays, new-generation architectures for implementation with reduced hardware have emerged in the past decade. However, these discrete processing techniques have evolved independently of the classical analog techniques, which were used until a generation earlier. These digital processing methods are not the digitized forms of their analog counterparts and are far superior in performance and flexibility in comparison to the legacy systems. Most of the reported literature in this area requires a level of analytical comprehension that may be too demanding for a student at an entry level in the subject. Keeping this in mind, we are, in this lecture note, presenting an alternative graphical analysis of a polyphase channelizer with a four-channel case study.
ISSN:1053-5888
1558-0792
DOI:10.1109/MSP.2015.2477423