The off-state gate isolation technique to improve ASET tolerance in differential analog design

A novel off-state gate RHBD technique to mitigate the single-event transient (SET) in the differential data path of analog cir- cuit is demonstrated in this paper. Simulation results present that this off-state gate technique could exploit charge sharing in differential circuits and reduce different...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Science China. Technological sciences 2013-10, Vol.56 (10), p.2599-2605
Hauptverfasser: Hu, ChunMei, Chen, ShuMing, Chen, JianJun, Qin, JunRui
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 2605
container_issue 10
container_start_page 2599
container_title Science China. Technological sciences
container_volume 56
creator Hu, ChunMei
Chen, ShuMing
Chen, JianJun
Qin, JunRui
description A novel off-state gate RHBD technique to mitigate the single-event transient (SET) in the differential data path of analog cir- cuit is demonstrated in this paper. Simulation results present that this off-state gate technique could exploit charge sharing in differential circuits and reduce differential mode voltage perturbation effectively. It is indicated that this technique is more ef- fective to mitigate SET than the differential charge cancellation (DCC) technique with less penalty.
doi_str_mv 10.1007/s11431-013-5343-x
format Article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_miscellaneous_1678021277</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><cqvip_id>47279258</cqvip_id><sourcerecordid>1678021277</sourcerecordid><originalsourceid>FETCH-LOGICAL-c380t-596686ac6bfbd82865b0e4cefd6134c698a005271ca46fd7f32cb00f3eca68bd3</originalsourceid><addsrcrecordid>eNqFkE1vGyEQhldRI8VK8wNyI7deaAbYBfYYWemHFKmHutcglh3WRGuIYV2l_75YtnJsOcAgPe_M6GmaWwafGYC6L4y1glFggnaiFfTtolkxLXvKeoAPtZaqpUpwdtXclPIC9QjdA2tXzfNmiyR5T8tiFyTT8QolzXYJKZIF3TaG_QHJkkjYveb0G8nDz8dN_c-YbXSVjmQM3mPGuAQ7ExvtnCYyYglT_NhcejsXvDm_182vL4-b9Tf69OPr9_XDE3VCw0K7XkotrZODH0bNtewGwNahHyUTrZO9tgAdV8zZVvpRecHdAOAFOiv1MIrr5tOpb12xrlsWswvF4TzbiOlQTDWggTOu1P_RjkMvesV4RdkJdTmVktGb1xx2Nv8xDMzRvDmZN9W8OZo3bzXDT5lS2ThhNi_pkKuT8s_Q3XnQNsVpX3Pvk1rFVc87Lf4CA_qSBA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1520939712</pqid></control><display><type>article</type><title>The off-state gate isolation technique to improve ASET tolerance in differential analog design</title><source>Alma/SFX Local Collection</source><source>SpringerLink Journals - AutoHoldings</source><creator>Hu, ChunMei ; Chen, ShuMing ; Chen, JianJun ; Qin, JunRui</creator><creatorcontrib>Hu, ChunMei ; Chen, ShuMing ; Chen, JianJun ; Qin, JunRui</creatorcontrib><description>A novel off-state gate RHBD technique to mitigate the single-event transient (SET) in the differential data path of analog cir- cuit is demonstrated in this paper. Simulation results present that this off-state gate technique could exploit charge sharing in differential circuits and reduce differential mode voltage perturbation effectively. It is indicated that this technique is more ef- fective to mitigate SET than the differential charge cancellation (DCC) technique with less penalty.</description><identifier>ISSN: 1674-7321</identifier><identifier>EISSN: 1869-1900</identifier><identifier>DOI: 10.1007/s11431-013-5343-x</identifier><language>eng</language><publisher>Berlin/Heidelberg: Springer Berlin Heidelberg</publisher><subject>Cancellation ; Charge ; Circuits ; Data paths ; Electric potential ; Engineering ; Gates (circuits) ; SET ; Tolerances ; Voltage ; 仿真结果 ; 单粒子 ; 差分电路 ; 模拟电路 ; 模拟设计 ; 电压扰动 ; 隔离技术</subject><ispartof>Science China. Technological sciences, 2013-10, Vol.56 (10), p.2599-2605</ispartof><rights>Science China Press and Springer-Verlag Berlin Heidelberg 2013</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c380t-596686ac6bfbd82865b0e4cefd6134c698a005271ca46fd7f32cb00f3eca68bd3</citedby><cites>FETCH-LOGICAL-c380t-596686ac6bfbd82865b0e4cefd6134c698a005271ca46fd7f32cb00f3eca68bd3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Uhttp://image.cqvip.com/vip1000/qk/60110X/60110X.jpg</thumbnail><linktopdf>$$Uhttps://link.springer.com/content/pdf/10.1007/s11431-013-5343-x$$EPDF$$P50$$Gspringer$$H</linktopdf><linktohtml>$$Uhttps://link.springer.com/10.1007/s11431-013-5343-x$$EHTML$$P50$$Gspringer$$H</linktohtml><link.rule.ids>314,776,780,27903,27904,41467,42536,51297</link.rule.ids></links><search><creatorcontrib>Hu, ChunMei</creatorcontrib><creatorcontrib>Chen, ShuMing</creatorcontrib><creatorcontrib>Chen, JianJun</creatorcontrib><creatorcontrib>Qin, JunRui</creatorcontrib><title>The off-state gate isolation technique to improve ASET tolerance in differential analog design</title><title>Science China. Technological sciences</title><addtitle>Sci. China Technol. Sci</addtitle><addtitle>SCIENCE CHINA Technological Sciences</addtitle><description>A novel off-state gate RHBD technique to mitigate the single-event transient (SET) in the differential data path of analog cir- cuit is demonstrated in this paper. Simulation results present that this off-state gate technique could exploit charge sharing in differential circuits and reduce differential mode voltage perturbation effectively. It is indicated that this technique is more ef- fective to mitigate SET than the differential charge cancellation (DCC) technique with less penalty.</description><subject>Cancellation</subject><subject>Charge</subject><subject>Circuits</subject><subject>Data paths</subject><subject>Electric potential</subject><subject>Engineering</subject><subject>Gates (circuits)</subject><subject>SET</subject><subject>Tolerances</subject><subject>Voltage</subject><subject>仿真结果</subject><subject>单粒子</subject><subject>差分电路</subject><subject>模拟电路</subject><subject>模拟设计</subject><subject>电压扰动</subject><subject>隔离技术</subject><issn>1674-7321</issn><issn>1869-1900</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2013</creationdate><recordtype>article</recordtype><recordid>eNqFkE1vGyEQhldRI8VK8wNyI7deaAbYBfYYWemHFKmHutcglh3WRGuIYV2l_75YtnJsOcAgPe_M6GmaWwafGYC6L4y1glFggnaiFfTtolkxLXvKeoAPtZaqpUpwdtXclPIC9QjdA2tXzfNmiyR5T8tiFyTT8QolzXYJKZIF3TaG_QHJkkjYveb0G8nDz8dN_c-YbXSVjmQM3mPGuAQ7ExvtnCYyYglT_NhcejsXvDm_182vL4-b9Tf69OPr9_XDE3VCw0K7XkotrZODH0bNtewGwNahHyUTrZO9tgAdV8zZVvpRecHdAOAFOiv1MIrr5tOpb12xrlsWswvF4TzbiOlQTDWggTOu1P_RjkMvesV4RdkJdTmVktGb1xx2Nv8xDMzRvDmZN9W8OZo3bzXDT5lS2ThhNi_pkKuT8s_Q3XnQNsVpX3Pvk1rFVc87Lf4CA_qSBA</recordid><startdate>20131001</startdate><enddate>20131001</enddate><creator>Hu, ChunMei</creator><creator>Chen, ShuMing</creator><creator>Chen, JianJun</creator><creator>Qin, JunRui</creator><general>Springer Berlin Heidelberg</general><scope>2RA</scope><scope>92L</scope><scope>CQIGP</scope><scope>W92</scope><scope>~WA</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SR</scope><scope>7TB</scope><scope>8BQ</scope><scope>8FD</scope><scope>FR3</scope><scope>JG9</scope><scope>KR7</scope></search><sort><creationdate>20131001</creationdate><title>The off-state gate isolation technique to improve ASET tolerance in differential analog design</title><author>Hu, ChunMei ; Chen, ShuMing ; Chen, JianJun ; Qin, JunRui</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c380t-596686ac6bfbd82865b0e4cefd6134c698a005271ca46fd7f32cb00f3eca68bd3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Cancellation</topic><topic>Charge</topic><topic>Circuits</topic><topic>Data paths</topic><topic>Electric potential</topic><topic>Engineering</topic><topic>Gates (circuits)</topic><topic>SET</topic><topic>Tolerances</topic><topic>Voltage</topic><topic>仿真结果</topic><topic>单粒子</topic><topic>差分电路</topic><topic>模拟电路</topic><topic>模拟设计</topic><topic>电压扰动</topic><topic>隔离技术</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Hu, ChunMei</creatorcontrib><creatorcontrib>Chen, ShuMing</creatorcontrib><creatorcontrib>Chen, JianJun</creatorcontrib><creatorcontrib>Qin, JunRui</creatorcontrib><collection>中文科技期刊数据库</collection><collection>中文科技期刊数据库-CALIS站点</collection><collection>中文科技期刊数据库-7.0平台</collection><collection>中文科技期刊数据库-工程技术</collection><collection>中文科技期刊数据库- 镜像站点</collection><collection>CrossRef</collection><collection>Engineered Materials Abstracts</collection><collection>Mechanical &amp; Transportation Engineering Abstracts</collection><collection>METADEX</collection><collection>Technology Research Database</collection><collection>Engineering Research Database</collection><collection>Materials Research Database</collection><collection>Civil Engineering Abstracts</collection><jtitle>Science China. Technological sciences</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Hu, ChunMei</au><au>Chen, ShuMing</au><au>Chen, JianJun</au><au>Qin, JunRui</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>The off-state gate isolation technique to improve ASET tolerance in differential analog design</atitle><jtitle>Science China. Technological sciences</jtitle><stitle>Sci. China Technol. Sci</stitle><addtitle>SCIENCE CHINA Technological Sciences</addtitle><date>2013-10-01</date><risdate>2013</risdate><volume>56</volume><issue>10</issue><spage>2599</spage><epage>2605</epage><pages>2599-2605</pages><issn>1674-7321</issn><eissn>1869-1900</eissn><abstract>A novel off-state gate RHBD technique to mitigate the single-event transient (SET) in the differential data path of analog cir- cuit is demonstrated in this paper. Simulation results present that this off-state gate technique could exploit charge sharing in differential circuits and reduce differential mode voltage perturbation effectively. It is indicated that this technique is more ef- fective to mitigate SET than the differential charge cancellation (DCC) technique with less penalty.</abstract><cop>Berlin/Heidelberg</cop><pub>Springer Berlin Heidelberg</pub><doi>10.1007/s11431-013-5343-x</doi><tpages>7</tpages></addata></record>
fulltext fulltext
identifier ISSN: 1674-7321
ispartof Science China. Technological sciences, 2013-10, Vol.56 (10), p.2599-2605
issn 1674-7321
1869-1900
language eng
recordid cdi_proquest_miscellaneous_1678021277
source Alma/SFX Local Collection; SpringerLink Journals - AutoHoldings
subjects Cancellation
Charge
Circuits
Data paths
Electric potential
Engineering
Gates (circuits)
SET
Tolerances
Voltage
仿真结果
单粒子
差分电路
模拟电路
模拟设计
电压扰动
隔离技术
title The off-state gate isolation technique to improve ASET tolerance in differential analog design
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T04%3A33%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=The%20off-state%20gate%20isolation%20technique%20to%20improve%20ASET%20tolerance%20in%20differential%20analog%20design&rft.jtitle=Science%20China.%20Technological%20sciences&rft.au=Hu,%20ChunMei&rft.date=2013-10-01&rft.volume=56&rft.issue=10&rft.spage=2599&rft.epage=2605&rft.pages=2599-2605&rft.issn=1674-7321&rft.eissn=1869-1900&rft_id=info:doi/10.1007/s11431-013-5343-x&rft_dat=%3Cproquest_cross%3E1678021277%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1520939712&rft_id=info:pmid/&rft_cqvip_id=47279258&rfr_iscdi=true