Evaluating the radiation sensitivity of GPGPU caches: New algorithms and experimental results

•The hierarchy of the GPGPUs memories has been analyzed.•Three new algorithms have been written, aimed at radiation test experiments.•We performed three neutron based radiation experiments in the ISIS facility (UK).•The cross section and the FIT have been calculated for the L1, L2 and shared memory....

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Microelectronics and reliability 2014-11, Vol.54 (11), p.2621-2628
Hauptverfasser: Sabena, D., Sonza Reorda, M., Sterpone, L., Rech, P., Carro, L.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:•The hierarchy of the GPGPUs memories has been analyzed.•Three new algorithms have been written, aimed at radiation test experiments.•We performed three neutron based radiation experiments in the ISIS facility (UK).•The cross section and the FIT have been calculated for the L1, L2 and shared memory.•The analysis of the obtained data is provided. Given their high computational power, General Purpose Graphics Processing Units (GPGPUs) are increasingly adopted: GPGPUs have begun to be preferred to CPUs for several computationally intensive applications, not necessarily related to computer graphics. However, their sensitivity to radiation still requires to be fully evaluated. In this context, GPGPU data caches and shared memory have a key role since they allow to increase performance by sharing data between the parallel resources of a GPGPU and minimizing the memory accesses overhead. In this paper we present three new algorithms designed to support radiation experiments aimed at evaluating the radiation sensitivity of GPGPU data caches and shared memory. We also report the cross-section and Failure In Time results from neutron testing experiments performed on a commercial-off-the-shelf GPGPU using the proposed algorithms, with particular emphasis on the shared memory and on the L1 and L2 data caches.
ISSN:0026-2714
1872-941X
DOI:10.1016/j.microrel.2014.05.001