A Review of Noise Susceptible Transistor in Dynamic Logic Circuits
Noise is becoming a major concern in digital systems due to the insistent scaling development in devices and interconnections. In this paper disputes related to process variations, timing, noise suppression, and power are investigated here for performance optimization. A weak PMOS keeper logic is us...
Gespeichert in:
| Veröffentlicht in: | International journal of computer applications 2014-01, Vol.105 (17) |
|---|---|
| Hauptverfasser: | , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | 17 |
| container_start_page | |
| container_title | International journal of computer applications |
| container_volume | 105 |
| creator | Saini, Neha Soni, Brij Bihari Shrman, Brahmi |
| description | Noise is becoming a major concern in digital systems due to the insistent scaling development in devices and interconnections. In this paper disputes related to process variations, timing, noise suppression, and power are investigated here for performance optimization. A weak PMOS keeper logic is used to improve the scaling of dynamic gates. The keeper has an overhead of one field-effect transistor per gate plus a portion of a shared current mirror. This keeper circuit technique is proposed in this paper for simultaneous power reduction and speed enhancement of domino integrated circuits. The threshold voltage of the keeper logic is modified during circuit operation to decrease the contention current without giving up noise immunity. The charge sharing can also be eliminated by pre-charging internal node. |
| doi_str_mv | 10.5120/18468-9857 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest</sourceid><recordid>TN_cdi_proquest_miscellaneous_1651440194</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>3528982991</sourcerecordid><originalsourceid>FETCH-LOGICAL-p614-d5184e3db013b1b91facb40fea557e0155db5feae23f525b5cf6da640a3c23bb3</originalsourceid><addsrcrecordid>eNpdjsFKxDAQhoMouKx78QkCXrxUkyaTJsd1dVUoCtr7kqSJZOk2tWkV396AHsQ5_DMDHz8fQueUXAEtyTWVXMhCSaiO0IKoCgopZXX85z5Fq5T2JA9TpVB8gW7W-MV9BPeJo8dPMSSHX-dk3TAF0zncjLpPIU1xxKHHt1-9PgSL6_iWcxNGO4cpnaETr7vkVr97iZrtXbN5KOrn-8fNui4GQXnRQtZzrDWEMkONol5bw4l3GqByhAK0BvLnSuahBAPWi1YLTjSzJTOGLdHlT-0wxvfZpWl3CFm063Tv4px2VADlnFDFM3rxD93HeeyzXKaYkFXFFbBvbPdZHQ</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1636877495</pqid></control><display><type>article</type><title>A Review of Noise Susceptible Transistor in Dynamic Logic Circuits</title><source>EZB-FREE-00999 freely available EZB journals</source><creator>Saini, Neha ; Soni, Brij Bihari ; Shrman, Brahmi</creator><creatorcontrib>Saini, Neha ; Soni, Brij Bihari ; Shrman, Brahmi</creatorcontrib><description>Noise is becoming a major concern in digital systems due to the insistent scaling development in devices and interconnections. In this paper disputes related to process variations, timing, noise suppression, and power are investigated here for performance optimization. A weak PMOS keeper logic is used to improve the scaling of dynamic gates. The keeper has an overhead of one field-effect transistor per gate plus a portion of a shared current mirror. This keeper circuit technique is proposed in this paper for simultaneous power reduction and speed enhancement of domino integrated circuits. The threshold voltage of the keeper logic is modified during circuit operation to decrease the contention current without giving up noise immunity. The charge sharing can also be eliminated by pre-charging internal node.</description><identifier>ISSN: 0975-8887</identifier><identifier>EISSN: 0975-8887</identifier><identifier>DOI: 10.5120/18468-9857</identifier><language>eng</language><publisher>New York: Foundation of Computer Science</publisher><subject>Current mirrors ; Devices ; Dynamics ; Gates (circuits) ; Logic ; Noise ; Semiconductor devices ; Threshold voltage</subject><ispartof>International journal of computer applications, 2014-01, Vol.105 (17)</ispartof><rights>Copyright Foundation of Computer Science 2014</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784,27924,27925</link.rule.ids></links><search><creatorcontrib>Saini, Neha</creatorcontrib><creatorcontrib>Soni, Brij Bihari</creatorcontrib><creatorcontrib>Shrman, Brahmi</creatorcontrib><title>A Review of Noise Susceptible Transistor in Dynamic Logic Circuits</title><title>International journal of computer applications</title><description>Noise is becoming a major concern in digital systems due to the insistent scaling development in devices and interconnections. In this paper disputes related to process variations, timing, noise suppression, and power are investigated here for performance optimization. A weak PMOS keeper logic is used to improve the scaling of dynamic gates. The keeper has an overhead of one field-effect transistor per gate plus a portion of a shared current mirror. This keeper circuit technique is proposed in this paper for simultaneous power reduction and speed enhancement of domino integrated circuits. The threshold voltage of the keeper logic is modified during circuit operation to decrease the contention current without giving up noise immunity. The charge sharing can also be eliminated by pre-charging internal node.</description><subject>Current mirrors</subject><subject>Devices</subject><subject>Dynamics</subject><subject>Gates (circuits)</subject><subject>Logic</subject><subject>Noise</subject><subject>Semiconductor devices</subject><subject>Threshold voltage</subject><issn>0975-8887</issn><issn>0975-8887</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2014</creationdate><recordtype>article</recordtype><recordid>eNpdjsFKxDAQhoMouKx78QkCXrxUkyaTJsd1dVUoCtr7kqSJZOk2tWkV396AHsQ5_DMDHz8fQueUXAEtyTWVXMhCSaiO0IKoCgopZXX85z5Fq5T2JA9TpVB8gW7W-MV9BPeJo8dPMSSHX-dk3TAF0zncjLpPIU1xxKHHt1-9PgSL6_iWcxNGO4cpnaETr7vkVr97iZrtXbN5KOrn-8fNui4GQXnRQtZzrDWEMkONol5bw4l3GqByhAK0BvLnSuahBAPWi1YLTjSzJTOGLdHlT-0wxvfZpWl3CFm063Tv4px2VADlnFDFM3rxD93HeeyzXKaYkFXFFbBvbPdZHQ</recordid><startdate>20140101</startdate><enddate>20140101</enddate><creator>Saini, Neha</creator><creator>Soni, Brij Bihari</creator><creator>Shrman, Brahmi</creator><general>Foundation of Computer Science</general><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>7SP</scope></search><sort><creationdate>20140101</creationdate><title>A Review of Noise Susceptible Transistor in Dynamic Logic Circuits</title><author>Saini, Neha ; Soni, Brij Bihari ; Shrman, Brahmi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-p614-d5184e3db013b1b91facb40fea557e0155db5feae23f525b5cf6da640a3c23bb3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2014</creationdate><topic>Current mirrors</topic><topic>Devices</topic><topic>Dynamics</topic><topic>Gates (circuits)</topic><topic>Logic</topic><topic>Noise</topic><topic>Semiconductor devices</topic><topic>Threshold voltage</topic><toplevel>online_resources</toplevel><creatorcontrib>Saini, Neha</creatorcontrib><creatorcontrib>Soni, Brij Bihari</creatorcontrib><creatorcontrib>Shrman, Brahmi</creatorcontrib><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>Electronics & Communications Abstracts</collection><jtitle>International journal of computer applications</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Saini, Neha</au><au>Soni, Brij Bihari</au><au>Shrman, Brahmi</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A Review of Noise Susceptible Transistor in Dynamic Logic Circuits</atitle><jtitle>International journal of computer applications</jtitle><date>2014-01-01</date><risdate>2014</risdate><volume>105</volume><issue>17</issue><issn>0975-8887</issn><eissn>0975-8887</eissn><abstract>Noise is becoming a major concern in digital systems due to the insistent scaling development in devices and interconnections. In this paper disputes related to process variations, timing, noise suppression, and power are investigated here for performance optimization. A weak PMOS keeper logic is used to improve the scaling of dynamic gates. The keeper has an overhead of one field-effect transistor per gate plus a portion of a shared current mirror. This keeper circuit technique is proposed in this paper for simultaneous power reduction and speed enhancement of domino integrated circuits. The threshold voltage of the keeper logic is modified during circuit operation to decrease the contention current without giving up noise immunity. The charge sharing can also be eliminated by pre-charging internal node.</abstract><cop>New York</cop><pub>Foundation of Computer Science</pub><doi>10.5120/18468-9857</doi></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 0975-8887 |
| ispartof | International journal of computer applications, 2014-01, Vol.105 (17) |
| issn | 0975-8887 0975-8887 |
| language | eng |
| recordid | cdi_proquest_miscellaneous_1651440194 |
| source | EZB-FREE-00999 freely available EZB journals |
| subjects | Current mirrors Devices Dynamics Gates (circuits) Logic Noise Semiconductor devices Threshold voltage |
| title | A Review of Noise Susceptible Transistor in Dynamic Logic Circuits |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T01%3A44%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20Review%20of%20Noise%20Susceptible%20Transistor%20in%20Dynamic%20Logic%20Circuits&rft.jtitle=International%20journal%20of%20computer%20applications&rft.au=Saini,%20Neha&rft.date=2014-01-01&rft.volume=105&rft.issue=17&rft.issn=0975-8887&rft.eissn=0975-8887&rft_id=info:doi/10.5120/18468-9857&rft_dat=%3Cproquest%3E3528982991%3C/proquest%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1636877495&rft_id=info:pmid/&rfr_iscdi=true |