Implementation of MAC by using Modified Vedic Multiplier

Implementation of MAC by using Modified Vedic Multiplier

Multiplier Accumulator Unit (MAC) is a part of Digital Signal Processors. The speed of MAC depends on the speed of multiplier. So by using an efficient Vedic multiplier which excels in terms of speed, power and area, the performance of MAC can be increased. For this fast method of multiplication bas...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:International journal of advanced computer research 2013-09, Vol.3 (3), p.11-11
Hauptverfasser: Sreelekshmi, M S, Farsana, F J, Krishnan, Jithin, Rajaram, S, Aneesh, R
Format: Artikel
Sprache:eng
Schlagworte:
Accumulators
Digital
Mathematical analysis
Mathematical models
Multiplication
Multipliers
Processors
Signal processing
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Multiplier Accumulator Unit (MAC) is a part of Digital Signal Processors. The speed of MAC depends on the speed of multiplier. So by using an efficient Vedic multiplier which excels in terms of speed, power and area, the performance of MAC can be increased. For this fast method of multiplication based on ancient Indian Vedic mathematics is proposed in this paper. Among various method of multiplication in Vedic mathematics, Urdhva Tiryagbhyam is used and the multiplication is for 32 X 32 bits. Urdhva Tiryagbhyam is a general multiplication formula applicable to all cases of multiplication. Adder used is Carry Look Ahead adder. The proposed design shows improvement over carry save adder. [PUBLICATION ABSTRACT]
ISSN:2249-7277
2277-7970