A Stoppable clock based Approach for Low Power Network Interface Design in a Network on Chip
A low-power design is an essential and important issue for portable or mobile systems. Network on chip (NoC) will become the main communication platform for this kind of Systems. To address the problem of an energy efficient design of NoC, we must decrease the power consumption of NoC components. To...
Gespeichert in:
Veröffentlicht in: | International journal of computer science issues 2013-05, Vol.10 (3), p.70-70 |
---|---|
Hauptverfasser: | , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!