Logical Effort to Study the Performance of 32-bit Heterogeneous Adder

Logical Effort to Study the Performance of 32-bit Heterogeneous Adder

The method of Logical Effort is an easy way to estimate the delay in a CMOS circuit. In this work application of Logical Effort on transistor level analysis of 32-bit heterogeneous adder architecture is designed and presented. Heterogeneous architecture consists of concatenation of four different su...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:International journal of computer applications 2013-01, Vol.65 (16)
Hauptverfasser: Agarwal, Neha, Anand, Satyajit
Format: Artikel
Sprache:eng
Schlagworte:
Architecture
Circuits
CMOS
Computer simulation
Delay
Design engineering
Ripples
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The method of Logical Effort is an easy way to estimate the delay in a CMOS circuit. In this work application of Logical Effort on transistor level analysis of 32-bit heterogeneous adder architecture is designed and presented. Heterogeneous architecture consists of concatenation of four different sub adders (Ripple Carry, Carry Look Ahead, Carry Skip and Carry Select Adder) to design an adder unit. The efficiency of the Logical Effort model is analyzed by circuit simulation using Tanner EDA Tool.
ISSN:0975-8887
0975-8887
DOI:10.5120/11010-6344