High-Speed Reconfigurable Parallel System to Design Good Error Correcting Codes in Communications

This paper presents a circuit that aids to accelerate the design of good error correcting codes in communications, where this design is a large optimization problem. The binary linear block codes detects and/or corrects the errors occurred during the data transmission. The problem to find a code that corrects a maximum number of errors is an optimization problem usually tackled by means of evolutionary algorithms and massive parallel computations. The circuit has been implemented on FPGA devices due to the easiness of the reconfigurable hardware to support real parallelism. The obtained results show that parallelizing the arithmetic operations involved in the fitness function improves the performance of a custom hardware solution in contrast to a software solution running on CPUs.