Performance of Input and Output Selection Techniques on Routing Efficiency in Network-On-Chip

Network-On-Chip (NOC) is a new paradigm to make the interconnections inside a System-On-Chip (SOC) system. Networks-On-Chip have emerged as alternative to buses to provide a packet-switched communication medium for modular development of large Systems-On-Chip. The performance of Network-On-Chip larg...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:International journal of computer science and information security 2011-09, Vol.9 (9), p.125
Hauptverfasser: Nejad, Mohammad Behrouzian, Mehranzadeh, Amin, Hoodgar, Mehdi
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Network-On-Chip (NOC) is a new paradigm to make the interconnections inside a System-On-Chip (SOC) system. Networks-On-Chip have emerged as alternative to buses to provide a packet-switched communication medium for modular development of large Systems-On-Chip. The performance of Network-On-Chip largely depends on the underlying routing techniques. Routing algorithm can be classified into three categories, namely, deterministic routing, oblivious routing and adaptive routing. Each routing algorithm has two constituencies: output selection and input selection. In this paper we discuss about some input and output selection techniques which used by routing algorithms. Also, to provide new and more efficient algorithms we examine the strengths and weaknesses of the algorithm. [PUBLICATION ABSTRACT]
ISSN:1947-5500