Frequency multiply circuit for superconducting A/D converter

Frequency multiply circuit for superconducting A/D converter

A new frequency multiply circuit generating a 20 GHz sampling clock from an external 5 GHz signal for a lowpass sigma-delta modulator was proposed and designed. The multiply circuit was composed of a ladder circuit, a modified Josephson transmission line (JTL) and T-flip flop (T-FF). We confirmed by...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on applied superconductivity 2005-06, Vol.15 (2), p.431-434
Hauptverfasser: Yoshida, A., Hirano, S., Suzuki, H., Hasuo, S., Tanabe, K., Ito, T., Himi, T., Takai, H.
Format: Artikel
Sprache:eng
Schlagworte:
Analog-to-digital converter
Applied sciences
Circuit properties
Circuits
Clocks
Delta-sigma modulation
Design. Technologies. Operation analysis. Testing
Digital circuits
Distributed parameter circuits
Electric, optical and optoelectronic circuits
Electronic circuits
Electronics
Exact sciences and technology
Frequency conversion
frequency multiply circuit
Integrated circuits
Jitter
Josephson device
Ladders
Modulators
Numerical simulation
Pulse circuits
rapid single flux quantum circuit
Sampling
Sampling methods
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
sigma-delta modulator
Signal convertors
Signal design
Signal generators
Superconducting transmission lines
Superconductivity
Trains
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A new frequency multiply circuit generating a 20 GHz sampling clock from an external 5 GHz signal for a lowpass sigma-delta modulator was proposed and designed. The multiply circuit was composed of a ladder circuit, a modified Josephson transmission line (JTL) and T-flip flop (T-FF). We confirmed by numerical simulation that the period jitter of SFQ pulse trains generated by the ladder circuit could be reduced to a value small enough to realize 14-bit resolution for 10 MHz bandwidth by utilizing the repulsion effect between SFQ pulses in the modified JTL. The multiply circuit was fabricated by a 2.5 kA/cm/sup 2/ Nb process, and its correct operation was confirmed.
ISSN:1051-8223
1558-2515
DOI:10.1109/TASC.2005.849867