Analyses and design of bias circuits tolerating output voltages above BVCEO

Due to the inevitable tradeoff between speed and breakdown voltage, the spectacular speed improvement of modern SiGe processes in recent history has partially been achieved at the cost of a reduction in breakdown voltages. Because supply voltages have hardly been reduced however, circuits operating...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE journal of solid-state circuits 2005-10, Vol.40 (10), p.2008-2018
Hauptverfasser: VEENSTRA, Hugo, HURKX, G. A. M, VAN GOOR, Dave, BREKELMANS, Hans, LONG, John R
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Due to the inevitable tradeoff between speed and breakdown voltage, the spectacular speed improvement of modern SiGe processes in recent history has partially been achieved at the cost of a reduction in breakdown voltages. Because supply voltages have hardly been reduced however, circuits operating at a supply voltage above the collector-emitter breakdown voltage (BVCEO) are common practice today and collector-base avalanche currents are therefore of major concern.
ISSN:0018-9200
1558-173X
DOI:10.1109/JSSC.2005.852829