High-Work-Function Ir/HfLaO -MOSFETs Using Low-Temperature-Processed Shallow Junction

We report a high effective work function (Phi m-eff ) and a very low Vt Ir gate on HfLaO p-MOSFETs using novel self-aligned low-temperature shallow junctions. This gate-first process has shallow junctions of 9.6 or 20 nm that are formed by solid phase diffusion using SiO 2 -covered Ga or Ni/Ga. At 1...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on electron devices 2008-03, Vol.55 (3), p.838-843
Hauptverfasser: Cheng, C.F., Wu, C.H., Su, N.C., Wang, S.J., McAlister, S.P., Chin, A.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:We report a high effective work function (Phi m-eff ) and a very low Vt Ir gate on HfLaO p-MOSFETs using novel self-aligned low-temperature shallow junctions. This gate-first process has shallow junctions of 9.6 or 20 nm that are formed by solid phase diffusion using SiO 2 -covered Ga or Ni/Ga. At 1.2-nm effective oxide thickness, good Phi m-eff of 5.3 eV, low V t of +0.05 V, high mobility of 90 cm 2 /V-s at -0.3 MV/cm, and small 85degC negative bias-temperature instability (NBTI) of 20 mV (10 MV/cm for 1 h) are measured for Ir/HfLaO p-MOSFETs.
ISSN:0018-9383
1557-9646
DOI:10.1109/TED.2007.915060