Electronic System-Level Synthesis Methodologies

With ever-increasing system complexities, all major semiconductor roadmaps have identified the need for moving to higher levels of abstraction in order to increase productivity in electronic system design. Most recently, many approaches and tools that claim to realize and support a design process at...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on computer-aided design of integrated circuits and systems 2009-10, Vol.28 (10), p.1517-1530
Hauptverfasser: Gerstlauer, A., Haubelt, C., Pimentel, A.D., Stefanov, T.P., Gajski, D.D., Teich, J.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 1530
container_issue 10
container_start_page 1517
container_title IEEE transactions on computer-aided design of integrated circuits and systems
container_volume 28
creator Gerstlauer, A.
Haubelt, C.
Pimentel, A.D.
Stefanov, T.P.
Gajski, D.D.
Teich, J.
description With ever-increasing system complexities, all major semiconductor roadmaps have identified the need for moving to higher levels of abstraction in order to increase productivity in electronic system design. Most recently, many approaches and tools that claim to realize and support a design process at the so-called electronic system level (ESL) have emerged. However, faced with the vast complexity challenges, in most cases at best, only partial solutions are available. In this paper, we develop and propose a novel classification for ESL synthesis tools, and we will present six different academic approaches in this context. Based on these observations, we can identify such common principles and needs as they are leading toward and are ultimately required for a true ESL synthesis solution, covering the whole design process from specification to implementation for complete systems across hardware and software boundaries.
doi_str_mv 10.1109/TCAD.2009.2026356
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_journals_857446316</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5247153</ieee_id><sourcerecordid>875026363</sourcerecordid><originalsourceid>FETCH-LOGICAL-c367t-ad232978dfafb3fab98b6ca4ad6a6ef08bbda67c2ba1e65f0d2aefbabc9417f23</originalsourceid><addsrcrecordid>eNpdkE1LAzEQhoMoWKs_QLwUL562zXd2j6XWD1jxYD2HJDuxW7abmmyF_nt3afHgZYaB5x1mHoRuCZ4SgovZajF_nFKMi75QyYQ8QyNSMJVxIsg5GmGq8gxjhS_RVUobjAkXtBih2bIB18XQ1m7ycUgdbLMSfqDph7ZbQ6rT5A26dahCE75qSNfowpsmwc2pj9Hn03K1eMnK9-fXxbzMHJOqy0xFGS1UXnnjLfPGFrmVznBTSSPB49zaykjlqDUEpPC4oga8NdYVnChP2Rg9HPfuYvjeQ-r0tk4Omsa0EPZJ50oMf0rWk_f_yE3Yx7Y_TudCcS4ZkT1EjpCLIaUIXu9ivTXxoAnWg0A9CNSDQH0S2GfujpkaAP54QbkigrFfRs9s7w</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>857446316</pqid></control><display><type>article</type><title>Electronic System-Level Synthesis Methodologies</title><source>IEEE Electronic Library (IEL)</source><creator>Gerstlauer, A. ; Haubelt, C. ; Pimentel, A.D. ; Stefanov, T.P. ; Gajski, D.D. ; Teich, J.</creator><creatorcontrib>Gerstlauer, A. ; Haubelt, C. ; Pimentel, A.D. ; Stefanov, T.P. ; Gajski, D.D. ; Teich, J.</creatorcontrib><description>With ever-increasing system complexities, all major semiconductor roadmaps have identified the need for moving to higher levels of abstraction in order to increase productivity in electronic system design. Most recently, many approaches and tools that claim to realize and support a design process at the so-called electronic system level (ESL) have emerged. However, faced with the vast complexity challenges, in most cases at best, only partial solutions are available. In this paper, we develop and propose a novel classification for ESL synthesis tools, and we will present six different academic approaches in this context. Based on these observations, we can identify such common principles and needs as they are leading toward and are ultimately required for a true ESL synthesis solution, covering the whole design process from specification to implementation for complete systems across hardware and software boundaries.</description><identifier>ISSN: 0278-0070</identifier><identifier>EISSN: 1937-4151</identifier><identifier>DOI: 10.1109/TCAD.2009.2026356</identifier><identifier>CODEN: ITCSDI</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Boundaries ; Complexity ; Computational modeling ; Computer science ; Design engineering ; Electronic system level (ESL) ; Electronic systems ; Embedded computing ; Embedded software ; Hardware ; Mathematical models ; methodology ; Network synthesis ; Power system modeling ; Process design ; Productivity ; Semiconductors ; Software tools ; Synthesis</subject><ispartof>IEEE transactions on computer-aided design of integrated circuits and systems, 2009-10, Vol.28 (10), p.1517-1530</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2009</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c367t-ad232978dfafb3fab98b6ca4ad6a6ef08bbda67c2ba1e65f0d2aefbabc9417f23</citedby><cites>FETCH-LOGICAL-c367t-ad232978dfafb3fab98b6ca4ad6a6ef08bbda67c2ba1e65f0d2aefbabc9417f23</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5247153$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,777,781,793,27905,27906,54739</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5247153$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Gerstlauer, A.</creatorcontrib><creatorcontrib>Haubelt, C.</creatorcontrib><creatorcontrib>Pimentel, A.D.</creatorcontrib><creatorcontrib>Stefanov, T.P.</creatorcontrib><creatorcontrib>Gajski, D.D.</creatorcontrib><creatorcontrib>Teich, J.</creatorcontrib><title>Electronic System-Level Synthesis Methodologies</title><title>IEEE transactions on computer-aided design of integrated circuits and systems</title><addtitle>TCAD</addtitle><description>With ever-increasing system complexities, all major semiconductor roadmaps have identified the need for moving to higher levels of abstraction in order to increase productivity in electronic system design. Most recently, many approaches and tools that claim to realize and support a design process at the so-called electronic system level (ESL) have emerged. However, faced with the vast complexity challenges, in most cases at best, only partial solutions are available. In this paper, we develop and propose a novel classification for ESL synthesis tools, and we will present six different academic approaches in this context. Based on these observations, we can identify such common principles and needs as they are leading toward and are ultimately required for a true ESL synthesis solution, covering the whole design process from specification to implementation for complete systems across hardware and software boundaries.</description><subject>Boundaries</subject><subject>Complexity</subject><subject>Computational modeling</subject><subject>Computer science</subject><subject>Design engineering</subject><subject>Electronic system level (ESL)</subject><subject>Electronic systems</subject><subject>Embedded computing</subject><subject>Embedded software</subject><subject>Hardware</subject><subject>Mathematical models</subject><subject>methodology</subject><subject>Network synthesis</subject><subject>Power system modeling</subject><subject>Process design</subject><subject>Productivity</subject><subject>Semiconductors</subject><subject>Software tools</subject><subject>Synthesis</subject><issn>0278-0070</issn><issn>1937-4151</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2009</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpdkE1LAzEQhoMoWKs_QLwUL562zXd2j6XWD1jxYD2HJDuxW7abmmyF_nt3afHgZYaB5x1mHoRuCZ4SgovZajF_nFKMi75QyYQ8QyNSMJVxIsg5GmGq8gxjhS_RVUobjAkXtBih2bIB18XQ1m7ycUgdbLMSfqDph7ZbQ6rT5A26dahCE75qSNfowpsmwc2pj9Hn03K1eMnK9-fXxbzMHJOqy0xFGS1UXnnjLfPGFrmVznBTSSPB49zaykjlqDUEpPC4oga8NdYVnChP2Rg9HPfuYvjeQ-r0tk4Omsa0EPZJ50oMf0rWk_f_yE3Yx7Y_TudCcS4ZkT1EjpCLIaUIXu9ivTXxoAnWg0A9CNSDQH0S2GfujpkaAP54QbkigrFfRs9s7w</recordid><startdate>20091001</startdate><enddate>20091001</enddate><creator>Gerstlauer, A.</creator><creator>Haubelt, C.</creator><creator>Pimentel, A.D.</creator><creator>Stefanov, T.P.</creator><creator>Gajski, D.D.</creator><creator>Teich, J.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20091001</creationdate><title>Electronic System-Level Synthesis Methodologies</title><author>Gerstlauer, A. ; Haubelt, C. ; Pimentel, A.D. ; Stefanov, T.P. ; Gajski, D.D. ; Teich, J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c367t-ad232978dfafb3fab98b6ca4ad6a6ef08bbda67c2ba1e65f0d2aefbabc9417f23</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Boundaries</topic><topic>Complexity</topic><topic>Computational modeling</topic><topic>Computer science</topic><topic>Design engineering</topic><topic>Electronic system level (ESL)</topic><topic>Electronic systems</topic><topic>Embedded computing</topic><topic>Embedded software</topic><topic>Hardware</topic><topic>Mathematical models</topic><topic>methodology</topic><topic>Network synthesis</topic><topic>Power system modeling</topic><topic>Process design</topic><topic>Productivity</topic><topic>Semiconductors</topic><topic>Software tools</topic><topic>Synthesis</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Gerstlauer, A.</creatorcontrib><creatorcontrib>Haubelt, C.</creatorcontrib><creatorcontrib>Pimentel, A.D.</creatorcontrib><creatorcontrib>Stefanov, T.P.</creatorcontrib><creatorcontrib>Gajski, D.D.</creatorcontrib><creatorcontrib>Teich, J.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on computer-aided design of integrated circuits and systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Gerstlauer, A.</au><au>Haubelt, C.</au><au>Pimentel, A.D.</au><au>Stefanov, T.P.</au><au>Gajski, D.D.</au><au>Teich, J.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Electronic System-Level Synthesis Methodologies</atitle><jtitle>IEEE transactions on computer-aided design of integrated circuits and systems</jtitle><stitle>TCAD</stitle><date>2009-10-01</date><risdate>2009</risdate><volume>28</volume><issue>10</issue><spage>1517</spage><epage>1530</epage><pages>1517-1530</pages><issn>0278-0070</issn><eissn>1937-4151</eissn><coden>ITCSDI</coden><abstract>With ever-increasing system complexities, all major semiconductor roadmaps have identified the need for moving to higher levels of abstraction in order to increase productivity in electronic system design. Most recently, many approaches and tools that claim to realize and support a design process at the so-called electronic system level (ESL) have emerged. However, faced with the vast complexity challenges, in most cases at best, only partial solutions are available. In this paper, we develop and propose a novel classification for ESL synthesis tools, and we will present six different academic approaches in this context. Based on these observations, we can identify such common principles and needs as they are leading toward and are ultimately required for a true ESL synthesis solution, covering the whole design process from specification to implementation for complete systems across hardware and software boundaries.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCAD.2009.2026356</doi><tpages>14</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0278-0070
ispartof IEEE transactions on computer-aided design of integrated circuits and systems, 2009-10, Vol.28 (10), p.1517-1530
issn 0278-0070
1937-4151
language eng
recordid cdi_proquest_journals_857446316
source IEEE Electronic Library (IEL)
subjects Boundaries
Complexity
Computational modeling
Computer science
Design engineering
Electronic system level (ESL)
Electronic systems
Embedded computing
Embedded software
Hardware
Mathematical models
methodology
Network synthesis
Power system modeling
Process design
Productivity
Semiconductors
Software tools
Synthesis
title Electronic System-Level Synthesis Methodologies
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T07%3A52%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Electronic%20System-Level%20Synthesis%20Methodologies&rft.jtitle=IEEE%20transactions%20on%20computer-aided%20design%20of%20integrated%20circuits%20and%20systems&rft.au=Gerstlauer,%20A.&rft.date=2009-10-01&rft.volume=28&rft.issue=10&rft.spage=1517&rft.epage=1530&rft.pages=1517-1530&rft.issn=0278-0070&rft.eissn=1937-4151&rft.coden=ITCSDI&rft_id=info:doi/10.1109/TCAD.2009.2026356&rft_dat=%3Cproquest_RIE%3E875026363%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=857446316&rft_id=info:pmid/&rft_ieee_id=5247153&rfr_iscdi=true