Design of CMOS Based LC-Voltage Control Oscillator Using Substrate Bias Effect and Current Mirror Technique

This paper proposed to design a CMOS based LC-voltage control oscillator using substrate bias effect and low-voltage folded-cascode current mirror circuit using an LC tank circuit at 2.5 GHz oscillation Frequency. The paper delves into the substrate-biasing technique, which adjusts the threshold vol...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Wireless personal communications 2024-09, Vol.138 (2), p.1351-1362
Hauptverfasser: Suresh, N., Kumar, S. Ashok, Kamatham, Harikrishna
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This paper proposed to design a CMOS based LC-voltage control oscillator using substrate bias effect and low-voltage folded-cascode current mirror circuit using an LC tank circuit at 2.5 GHz oscillation Frequency. The paper delves into the substrate-biasing technique, which adjusts the threshold voltage of a CMOS transistor, and the low-voltage folded-cascode current mirror circuit that utilizes CMOS technology to improve the performance of the current mirror circuit. The folded-cascode current mirror circuit comprises of a cascode structure in the input stage and a folded structure in the output stage, which is used to increase the output impedance and provide a more stable output current. The paper concludes that the folded-cascode current mirror circuit is a powerful tool in CMOS circuit design, offering improved performance and accuracy over the traditional current mirror circuit. In this simulation is carried out through cadence virtuoso generic process design kit (GPDK) with 90 nm technology. The simulation results exhibits phase noise of − 154.92 dBc/Hz @ 1 MHz, low power consumption of 4.8mW and the Figure of Merit − 216.09 dBc/Hz at 2.5 GHz oscillation frequency.
ISSN:0929-6212
1572-834X
DOI:10.1007/s11277-024-11567-5