Gate Voltage Oscillation Mitigation in Solid-State Circuit Breakers With Single-Gate Driven Series-Connected Power Devices

Solid-state circuit breakers (SSCBs) using series-connected power devices (SCPDs) have broad prospects in dealing with the increasing blocking voltage applications. Compared with traditional gate drive schemes, single gate drivers (SGDs) based on passive devices exhibit the advantages of simple stru...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on components, packaging, and manufacturing technology (2011) packaging, and manufacturing technology (2011), 2024-05, Vol.14 (5), p.754-765
Hauptverfasser: Liang, Xinran, Xu, Peichao, Xie, Zhuowei, Xu, Yang, Zhang, Miaoran, Feng, Tianwei, Wen, Huiqing
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Solid-state circuit breakers (SSCBs) using series-connected power devices (SCPDs) have broad prospects in dealing with the increasing blocking voltage applications. Compared with traditional gate drive schemes, single gate drivers (SGDs) based on passive devices exhibit the advantages of simple structure, low cost, compact design, and high reliability. However, due to the capacitor coupling mechanism among SCPDs, sustained gate voltage oscillations (GVOs) during the voltage recovery process were observed, leading to serious instability problems, such as SSCB operation faults and failure to clear the short-circuit current in time. After reviewing existing SGDs for SCPDs in SSCBs, including circuit structure, working principles, and design consideration, a novel SGD scheme by adding an extra gate diode is proposed in this article to effectively mitigate unwanted GVOs. Specifically, the small-signal model of the proposed SGD is established, and the stability analysis is presented to reveal the inherent mechanism of GVOs. Then, the impact of snubber circuits on the stability region and time delay during the turn-off procedure is studied. Based on the pole-zero map and root locus analysis, appropriate snubber circuit parameters are determined. Main simulation and experimental tests under various scenarios have been conducted to verify the effectiveness of the proposed design.
ISSN:2156-3950
2156-3985
DOI:10.1109/TCPMT.2024.3370934