Two-dimensional Device Layout and Wiring by Hierarchical Optimization

Two-dimensional layout problem is studied to minimize the wiring cost by optimal layout of the devices and wiring path connecting the devices. The present study divides the problem into a parent problem of device layout and a child problem of wiring under the given device layout and repeats to solve...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Shisutemu Seigyo Jouhou Gakkai rombunshi Control and Information Engineers, 2023/07/15, Vol.36(7), pp.212-219
Hauptverfasser: Tanimura, Ryosuke, Azuma, Yuki, Takano, Ryo, Nishikawa, Ikuko
Format: Artikel
Sprache:jpn
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Two-dimensional layout problem is studied to minimize the wiring cost by optimal layout of the devices and wiring path connecting the devices. The present study divides the problem into a parent problem of device layout and a child problem of wiring under the given device layout and repeats to solve each problem iteratively. The decision variables of device layout are mixed with discrete variables for the direction and continuous variables for the location. Therefore, the location is discretized as target points, and each device is located at the point nearest to the given target point under the given constraints. Computer experiments are conducted to show the effectiveness of the proposed method, where simulated annealing is applied to a device layout and particle swarm optimization is applied to a wiring problem. Moreover, it is observed that the directions of the devices are gradually fixed in the descending order of the device size during the search, and the interval of the target points as the discretization size does not significantly affect the quality of the obtained solution, which is considered to be caused by the given constraints and a translational symmetry in the total wiring length under the present geometric constraints.
ISSN:1342-5668
2185-811X
DOI:10.5687/iscie.36.212