Adaptive Smith Predictor for Enhanced Stability of Power Hardware-in-the-Loop Setups

The stability and accuracy of power hardware-in-the-loop (PHIL) setups are sensitive to and deteriorated by the dynamics and nonideal characteristics of their power interfaces, such as time delay, noise perturbation, and signal distortion. In this article, a compensation scheme comprising a Smith pr...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on industrial electronics (1982) 2023-10, Vol.70 (10), p.10204-10214
Hauptverfasser: Feng, Zhiwang, Pena-Alzola, Rafael, Syed, Mazheruddin H., Norman, Patrick J., Burt, Graeme M.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The stability and accuracy of power hardware-in-the-loop (PHIL) setups are sensitive to and deteriorated by the dynamics and nonideal characteristics of their power interfaces, such as time delay, noise perturbation, and signal distortion. In this article, a compensation scheme comprising a Smith predictor compensator is proposed to mitigate the impact of time delay on PHIL stability. Furthermore, an online system impedance identification technique is leveraged to enhance the robustness of the compensator and facilitate the compensation scheme with adaptivity to system impedance variation. Analytical assessment, simulation results, and PHIL experimental results are presented to verify the proposed compensation scheme. This scheme enables robust and stable testing of novel power technologies under varying impedance ratios representative of the complex scenarios emerging within the power sector.
ISSN:0278-0046
1557-9948
DOI:10.1109/TIE.2022.3224196