Simultaneous reduced‐order control and fault detection for discrete‐time switched systems with relaxed persistent dwell time regularity

This paper focuses on the problem of simultaneous control and fault detection (FD) for discrete‐time switched systems. The main goal is to develop a control/detection unit (CDU) associated with a switching law to control the system and detect faults simultaneously. When the switched systems are with...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Asian journal of control 2023-01, Vol.25 (1), p.462-474
Hauptverfasser: Guo, Shun, Long, Yue, Su, Qingyu, Zhao, Xiao‐Qi, Zhong, Guang‐Xin
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This paper focuses on the problem of simultaneous control and fault detection (FD) for discrete‐time switched systems. The main goal is to develop a control/detection unit (CDU) associated with a switching law to control the system and detect faults simultaneously. When the switched systems are with partial measurable states, we directly use these states to construct partial control and FD signals. Next, the reduced‐order CDU is designed to generate the other control and FD signals. Compared with existing results based on full‐order CDU, the proposed results lead to less conservatism and reduce design complexity. The switching law is constructed in the frame of persistent dwell time (PDT) switching. A novel switching number constraint condition is introduced, which further relaxes the restrictions on the dwell time of switching processes of PDT. The less restriction on dwell time degrades the performance requirement of each subsystem and upgrades the degree of freedom for switching law design. Based on the proposed results, a class of nonweighted performance indexes is introduced to characterize the fault sensitivity and robustness. Finally, the effectiveness of the proposed method is illustrated by an example.
ISSN:1561-8625
1934-6093
DOI:10.1002/asjc.2803