HZO-based FerroNEMS MAC for in-memory computing
This paper demonstrates a hafnium zirconium oxide (HZO)-based ferroelectric NEMS unimorph as the fundamental building block for very low-energy capacitive readout in-memory computing. The reported device consists of a 250 × 30 μ m2 unimorph cantilever with 20-nm-thick ferroelectric HZO on 1 μm SiO...
Gespeichert in:
Veröffentlicht in: | Applied physics letters 2022-11, Vol.121 (19) |
---|---|
Hauptverfasser: | , , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | This paper demonstrates a hafnium zirconium oxide (HZO)-based ferroelectric NEMS unimorph as the fundamental building block for very low-energy capacitive readout in-memory computing. The reported device consists of a
250
×
30
μ
m2 unimorph cantilever with 20-nm-thick ferroelectric HZO on 1 μm SiO2. Partial ferroelectric switching in HZO achieves analog programmable control of the piezoelectric coefficient (d31), which serves as the computational weight for multiply accumulate (MAC) operations. The displacement of the piezoelectric unimorph was recorded by actuating the device with different input voltages Vin. The resulting displacement was measured as a function of the ferroelectric programming/poling voltage
V
P. The slopes of central beam displacement (δmax) vs Vin were measured to be between 182.9 nm/V (for −8 Vp) and −90.5 nm/V (for 8 Vp), which corresponds to displacement proportionality constant β of 68 nm/V2 for +ve Vp and 47 nm/V2 for −ve Vp, demonstrating linear behavior of the multiplier unit. The resultant δmax from AC actuation is in the range of −18 to 36 nm and is a scaled product of Vin and programmed d31 (governed by the Vp). The multiplication function serves as the fundamental unit for MAC operations with the ferroelectric NEMS unimorph. The displacement from many such beams can be added by summing the capacitance changes, providing a pathway to implement a multi-input and multi-weight neuron. A scaling and fabrication analysis suggests that this device can be CMOS compatible, achieving high in-memory computational throughput. |
---|---|
ISSN: | 0003-6951 1077-3118 |
DOI: | 10.1063/5.0120629 |