S-Connected Ladder Fashion Multilevel Topology With Reduced Device Count
Advancements in the field of multilevel converters (MLCs) recently have contributed to diverse electrical field applications such as electric vehicles, hybrid energy storage system, and smart grid. In the earlier stages of the basic MLC structure, a large number of switching devices were employed to...
Gespeichert in:
Veröffentlicht in: | Canadian journal of electrical and computer engineering 2022, Vol.45 (3), p.285-292 |
---|---|
Hauptverfasser: | , , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Advancements in the field of multilevel converters (MLCs) recently have contributed to diverse electrical field applications such as electric vehicles, hybrid energy storage system, and smart grid. In the earlier stages of the basic MLC structure, a large number of switching devices were employed to obtain the replica of the sine wave. This article focuses on reducing the count of switching devices to half the quantity for a higher number of levels in the MLC structure. Proportionally, overall cost and operational complexity in power semiconductor switches get reduced remarkably providing stable operation. In this article, a new topology has been implemented from the knowledge of conventional converters and existing MLCs derived from literature. The proposed topology is designed with a reduced number of both switching devices and dc sources compared to the existing hybrid type and conventional converter structures. Its corresponding topology and mode of operations during each level are studied and the performances are also analyzed. Switching components' requirement, switching state table and voltage stress, and total harmonic distortion (THD) values of the proposed topology were evaluated. The output five-level voltage has been generated using both MATLAB simulation and hardware experimental setup. The proposed topology with reduced device components exhibits its superior characteristics in all aspects. |
---|---|
ISSN: | 2694-1783 0840-8688 2694-1783 |
DOI: | 10.1109/ICJECE.2022.3178177 |