A high-speed frequency adaptive grid synchronization technique for single-phase inverter under distorted grid conditions
Grid synchronization is the most essential component involved in the operation and control coordination of grid connected inverters. Variations in the grid frequency, phase sequence and harmonic distortions in the grid voltage are considered as the prime factors that adversely affect the smooth func...
Gespeichert in:
Veröffentlicht in: | Sadhana (Bangalore) 2022-06, Vol.47 (2), Article 69 |
---|---|
Hauptverfasser: | , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | 2 |
container_start_page | |
container_title | Sadhana (Bangalore) |
container_volume | 47 |
creator | Avudaiappan, Saravana Kumar Joshi, Subhash TG Ganesan, Saravana Ilango Chilakapati, Nagamani |
description | Grid synchronization is the most essential component involved in the operation and control coordination of grid connected inverters. Variations in the grid frequency, phase sequence and harmonic distortions in the grid voltage are considered as the prime factors that adversely affect the smooth functioning of the grid-connected inverters. Hence, numerous PLL based synchronization strategies are developed for the single-phase inverters. However, these methods are highly complex, frequency dependent, nonlinear in nature and show poor filtering performance. Thus, this research work aims to develop a novel synchronization technique for directly generating the unit vector from the input signal without any additional requirements such as phase detector and the oscillator. This paper mainly focusing on evaluating the dynamic performance of the proposed technique under distorted grid conditions and comparing its performance with the investigational fallouts reported in recent times. During this analysis, the conventional PLL techniques such as pPLL, Park-PLL, EPLL, and DFAC-PLL are considered for the comparison. For evaluating the results, both the MATLAB/Simulink based simulation analysis and the hardware experimentation analysis have been conducted in this work. The specific outcomes obtained through the simulation and experimental analysis depicts the superior performance of the proposed synchronization technique. |
doi_str_mv | 10.1007/s12046-022-01834-1 |
format | Article |
fullrecord | <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_journals_2646970255</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2646970255</sourcerecordid><originalsourceid>FETCH-LOGICAL-c270t-2b61dbb1f8cfc527beaa9716750e113bcbe97795d7729f75a689c2bfc86d8b73</originalsourceid><addsrcrecordid>eNp9kEtLAzEUhQdRsFb_gKuA62iSmUkmy1J8QcFN9yHPTkpNxmRarL_e1BHcubkPOOfcy1dVtxjdY4TYQ8YENRQiQiDCXd1AfFbNEGc1ZJSx8zKTlkLScH5ZXeW8RYgw1NWz6nMBer_pYR6sNcAl-7G3QR-BNHIY_cGCTfIG5GPQfYrBf8nRxwBGq_vgixS4mED2YbOzcOhltsCHg02jTWAfTKnG5zGW3UxBOgbjTxH5urpwcpftzW-fV-unx_XyBa7enl-XixXU5cMREkWxUQq7TjvdEqaslJxhylpkMa6VVpYzxlvDGOGOtZJ2XBPldEdNp1g9r-6m2CHF8m8exTbuUygXBaEN5ayAaYuKTCqdYs7JOjEk_y7TUWAkToDFBFgUwOIHsMDFVE-mXMRhY9Nf9D-ub8FSgVU</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2646970255</pqid></control><display><type>article</type><title>A high-speed frequency adaptive grid synchronization technique for single-phase inverter under distorted grid conditions</title><source>Indian Academy of Sciences</source><source>Springer Nature - Complete Springer Journals</source><source>EZB-FREE-00999 freely available EZB journals</source><creator>Avudaiappan, Saravana Kumar ; Joshi, Subhash TG ; Ganesan, Saravana Ilango ; Chilakapati, Nagamani</creator><creatorcontrib>Avudaiappan, Saravana Kumar ; Joshi, Subhash TG ; Ganesan, Saravana Ilango ; Chilakapati, Nagamani</creatorcontrib><description>Grid synchronization is the most essential component involved in the operation and control coordination of grid connected inverters. Variations in the grid frequency, phase sequence and harmonic distortions in the grid voltage are considered as the prime factors that adversely affect the smooth functioning of the grid-connected inverters. Hence, numerous PLL based synchronization strategies are developed for the single-phase inverters. However, these methods are highly complex, frequency dependent, nonlinear in nature and show poor filtering performance. Thus, this research work aims to develop a novel synchronization technique for directly generating the unit vector from the input signal without any additional requirements such as phase detector and the oscillator. This paper mainly focusing on evaluating the dynamic performance of the proposed technique under distorted grid conditions and comparing its performance with the investigational fallouts reported in recent times. During this analysis, the conventional PLL techniques such as pPLL, Park-PLL, EPLL, and DFAC-PLL are considered for the comparison. For evaluating the results, both the MATLAB/Simulink based simulation analysis and the hardware experimentation analysis have been conducted in this work. The specific outcomes obtained through the simulation and experimental analysis depicts the superior performance of the proposed synchronization technique.</description><identifier>ISSN: 0256-2499</identifier><identifier>EISSN: 0973-7677</identifier><identifier>DOI: 10.1007/s12046-022-01834-1</identifier><language>eng</language><publisher>New Delhi: Springer India</publisher><subject>Engineering ; Experimentation ; Harmonic distortion ; Inverters ; Performance evaluation ; Phase detectors ; Phase locked loops ; Synchronism</subject><ispartof>Sadhana (Bangalore), 2022-06, Vol.47 (2), Article 69</ispartof><rights>Indian Academy of Sciences 2022</rights><rights>Indian Academy of Sciences 2022.</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c270t-2b61dbb1f8cfc527beaa9716750e113bcbe97795d7729f75a689c2bfc86d8b73</cites><orcidid>0000-0003-2201-692X</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://link.springer.com/content/pdf/10.1007/s12046-022-01834-1$$EPDF$$P50$$Gspringer$$H</linktopdf><linktohtml>$$Uhttps://link.springer.com/10.1007/s12046-022-01834-1$$EHTML$$P50$$Gspringer$$H</linktohtml><link.rule.ids>314,776,780,27901,27902,41464,42533,51294</link.rule.ids></links><search><creatorcontrib>Avudaiappan, Saravana Kumar</creatorcontrib><creatorcontrib>Joshi, Subhash TG</creatorcontrib><creatorcontrib>Ganesan, Saravana Ilango</creatorcontrib><creatorcontrib>Chilakapati, Nagamani</creatorcontrib><title>A high-speed frequency adaptive grid synchronization technique for single-phase inverter under distorted grid conditions</title><title>Sadhana (Bangalore)</title><addtitle>Sādhanā</addtitle><description>Grid synchronization is the most essential component involved in the operation and control coordination of grid connected inverters. Variations in the grid frequency, phase sequence and harmonic distortions in the grid voltage are considered as the prime factors that adversely affect the smooth functioning of the grid-connected inverters. Hence, numerous PLL based synchronization strategies are developed for the single-phase inverters. However, these methods are highly complex, frequency dependent, nonlinear in nature and show poor filtering performance. Thus, this research work aims to develop a novel synchronization technique for directly generating the unit vector from the input signal without any additional requirements such as phase detector and the oscillator. This paper mainly focusing on evaluating the dynamic performance of the proposed technique under distorted grid conditions and comparing its performance with the investigational fallouts reported in recent times. During this analysis, the conventional PLL techniques such as pPLL, Park-PLL, EPLL, and DFAC-PLL are considered for the comparison. For evaluating the results, both the MATLAB/Simulink based simulation analysis and the hardware experimentation analysis have been conducted in this work. The specific outcomes obtained through the simulation and experimental analysis depicts the superior performance of the proposed synchronization technique.</description><subject>Engineering</subject><subject>Experimentation</subject><subject>Harmonic distortion</subject><subject>Inverters</subject><subject>Performance evaluation</subject><subject>Phase detectors</subject><subject>Phase locked loops</subject><subject>Synchronism</subject><issn>0256-2499</issn><issn>0973-7677</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2022</creationdate><recordtype>article</recordtype><recordid>eNp9kEtLAzEUhQdRsFb_gKuA62iSmUkmy1J8QcFN9yHPTkpNxmRarL_e1BHcubkPOOfcy1dVtxjdY4TYQ8YENRQiQiDCXd1AfFbNEGc1ZJSx8zKTlkLScH5ZXeW8RYgw1NWz6nMBer_pYR6sNcAl-7G3QR-BNHIY_cGCTfIG5GPQfYrBf8nRxwBGq_vgixS4mED2YbOzcOhltsCHg02jTWAfTKnG5zGW3UxBOgbjTxH5urpwcpftzW-fV-unx_XyBa7enl-XixXU5cMREkWxUQq7TjvdEqaslJxhylpkMa6VVpYzxlvDGOGOtZJ2XBPldEdNp1g9r-6m2CHF8m8exTbuUygXBaEN5ayAaYuKTCqdYs7JOjEk_y7TUWAkToDFBFgUwOIHsMDFVE-mXMRhY9Nf9D-ub8FSgVU</recordid><startdate>20220601</startdate><enddate>20220601</enddate><creator>Avudaiappan, Saravana Kumar</creator><creator>Joshi, Subhash TG</creator><creator>Ganesan, Saravana Ilango</creator><creator>Chilakapati, Nagamani</creator><general>Springer India</general><general>Springer Nature B.V</general><scope>AAYXX</scope><scope>CITATION</scope><orcidid>https://orcid.org/0000-0003-2201-692X</orcidid></search><sort><creationdate>20220601</creationdate><title>A high-speed frequency adaptive grid synchronization technique for single-phase inverter under distorted grid conditions</title><author>Avudaiappan, Saravana Kumar ; Joshi, Subhash TG ; Ganesan, Saravana Ilango ; Chilakapati, Nagamani</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c270t-2b61dbb1f8cfc527beaa9716750e113bcbe97795d7729f75a689c2bfc86d8b73</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2022</creationdate><topic>Engineering</topic><topic>Experimentation</topic><topic>Harmonic distortion</topic><topic>Inverters</topic><topic>Performance evaluation</topic><topic>Phase detectors</topic><topic>Phase locked loops</topic><topic>Synchronism</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Avudaiappan, Saravana Kumar</creatorcontrib><creatorcontrib>Joshi, Subhash TG</creatorcontrib><creatorcontrib>Ganesan, Saravana Ilango</creatorcontrib><creatorcontrib>Chilakapati, Nagamani</creatorcontrib><collection>CrossRef</collection><jtitle>Sadhana (Bangalore)</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Avudaiappan, Saravana Kumar</au><au>Joshi, Subhash TG</au><au>Ganesan, Saravana Ilango</au><au>Chilakapati, Nagamani</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A high-speed frequency adaptive grid synchronization technique for single-phase inverter under distorted grid conditions</atitle><jtitle>Sadhana (Bangalore)</jtitle><stitle>Sādhanā</stitle><date>2022-06-01</date><risdate>2022</risdate><volume>47</volume><issue>2</issue><artnum>69</artnum><issn>0256-2499</issn><eissn>0973-7677</eissn><abstract>Grid synchronization is the most essential component involved in the operation and control coordination of grid connected inverters. Variations in the grid frequency, phase sequence and harmonic distortions in the grid voltage are considered as the prime factors that adversely affect the smooth functioning of the grid-connected inverters. Hence, numerous PLL based synchronization strategies are developed for the single-phase inverters. However, these methods are highly complex, frequency dependent, nonlinear in nature and show poor filtering performance. Thus, this research work aims to develop a novel synchronization technique for directly generating the unit vector from the input signal without any additional requirements such as phase detector and the oscillator. This paper mainly focusing on evaluating the dynamic performance of the proposed technique under distorted grid conditions and comparing its performance with the investigational fallouts reported in recent times. During this analysis, the conventional PLL techniques such as pPLL, Park-PLL, EPLL, and DFAC-PLL are considered for the comparison. For evaluating the results, both the MATLAB/Simulink based simulation analysis and the hardware experimentation analysis have been conducted in this work. The specific outcomes obtained through the simulation and experimental analysis depicts the superior performance of the proposed synchronization technique.</abstract><cop>New Delhi</cop><pub>Springer India</pub><doi>10.1007/s12046-022-01834-1</doi><orcidid>https://orcid.org/0000-0003-2201-692X</orcidid></addata></record> |
fulltext | fulltext |
identifier | ISSN: 0256-2499 |
ispartof | Sadhana (Bangalore), 2022-06, Vol.47 (2), Article 69 |
issn | 0256-2499 0973-7677 |
language | eng |
recordid | cdi_proquest_journals_2646970255 |
source | Indian Academy of Sciences; Springer Nature - Complete Springer Journals; EZB-FREE-00999 freely available EZB journals |
subjects | Engineering Experimentation Harmonic distortion Inverters Performance evaluation Phase detectors Phase locked loops Synchronism |
title | A high-speed frequency adaptive grid synchronization technique for single-phase inverter under distorted grid conditions |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T03%3A06%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20high-speed%20frequency%20adaptive%20grid%20synchronization%20technique%20for%20single-phase%20inverter%20under%20distorted%20grid%20conditions&rft.jtitle=Sadhana%20(Bangalore)&rft.au=Avudaiappan,%20Saravana%20Kumar&rft.date=2022-06-01&rft.volume=47&rft.issue=2&rft.artnum=69&rft.issn=0256-2499&rft.eissn=0973-7677&rft_id=info:doi/10.1007/s12046-022-01834-1&rft_dat=%3Cproquest_cross%3E2646970255%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2646970255&rft_id=info:pmid/&rfr_iscdi=true |