A high-speed frequency adaptive grid synchronization technique for single-phase inverter under distorted grid conditions

Grid synchronization is the most essential component involved in the operation and control coordination of grid connected inverters. Variations in the grid frequency, phase sequence and harmonic distortions in the grid voltage are considered as the prime factors that adversely affect the smooth func...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Sadhana (Bangalore) 2022-06, Vol.47 (2), Article 69
Hauptverfasser: Avudaiappan, Saravana Kumar, Joshi, Subhash TG, Ganesan, Saravana Ilango, Chilakapati, Nagamani
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Grid synchronization is the most essential component involved in the operation and control coordination of grid connected inverters. Variations in the grid frequency, phase sequence and harmonic distortions in the grid voltage are considered as the prime factors that adversely affect the smooth functioning of the grid-connected inverters. Hence, numerous PLL based synchronization strategies are developed for the single-phase inverters. However, these methods are highly complex, frequency dependent, nonlinear in nature and show poor filtering performance. Thus, this research work aims to develop a novel synchronization technique for directly generating the unit vector from the input signal without any additional requirements such as phase detector and the oscillator. This paper mainly focusing on evaluating the dynamic performance of the proposed technique under distorted grid conditions and comparing its performance with the investigational fallouts reported in recent times. During this analysis, the conventional PLL techniques such as pPLL, Park-PLL, EPLL, and DFAC-PLL are considered for the comparison. For evaluating the results, both the MATLAB/Simulink based simulation analysis and the hardware experimentation analysis have been conducted in this work. The specific outcomes obtained through the simulation and experimental analysis depicts the superior performance of the proposed synchronization technique.
ISSN:0256-2499
0973-7677
DOI:10.1007/s12046-022-01834-1