A 1.2V, 7.5ppm/°C Bandgap Reference with Start-up and Power Down Circuit

A reference voltage is expected to be stable against process variation, voltage supply and temperature. The architecture of bandgap reference circuit in this paper consists of start-up and power down circuit to minimize power dissipation in system on chip application. The circuit is simulated using...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Journal of physics. Conference series 2018-07, Vol.1049 (1), p.12075
Hauptverfasser: Idzura Yusuf, Siti, Shafie, Suhaidi, Abdul Majid, Hasmayadi
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A reference voltage is expected to be stable against process variation, voltage supply and temperature. The architecture of bandgap reference circuit in this paper consists of start-up and power down circuit to minimize power dissipation in system on chip application. The circuit is simulated using Cadence tools in 0.18µm Silterra CMOS technology and operated with 1.8V±8% supply voltage. Based on the post layout simulation, the bandgap reference circuit generated 1.202V stable voltage with temperature coefficient of 7.5ppm/°C over temperature range -40°C to 100 °C and -78.9dB power supply rejection ratio at DC frequency. The simulation results show that the circuit is well function to supply a stable input voltage to another circuit application such as Analog Digital Converter.
ISSN:1742-6588
1742-6596
DOI:10.1088/1742-6596/1049/1/012075