A 14‐Gb/s dual‐mode receiver with MIPI D‐PHY and C‐PHY interfaces for mobile display drivers

This paper presents a 14‐Gb/s dual‐mode receiver with MIPI D‐PHY and C‐PHY interfaces for mobile display drivers. To reduce size overhead from the dual‐mode interfaces, we propose the termination circuit that shares 50‐Ω terminations and common‐mode capacitors while maintaining a perfectly matched l...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Journal of the Society for Information Display 2020-06, Vol.28 (6), p.535-547
Hauptverfasser: Kim, Tae‐Jin, Hwang, Jong‐Il, Lee, Sangkyu, Chun, Sengsub, Ryu, Seong‐Young, Lee, Soo‐Joo, Cho, Hyunwoo, Tak, Wonho, Kim, Yong‐Jae, Lee, Hoomin, Pae, Hansu, Lim, Hyun‐Wook, Lee, Jae‐Youl
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This paper presents a 14‐Gb/s dual‐mode receiver with MIPI D‐PHY and C‐PHY interfaces for mobile display drivers. To reduce size overhead from the dual‐mode interfaces, we propose the termination circuit that shares 50‐Ω terminations and common‐mode capacitors while maintaining a perfectly matched load balance. The proposed dual‐mode receiver can support 14‐Gb/s total bandwidth in each interface mode, resulting in broad compatibility with application processors. A mobile display driver using the proposed dual‐mode receiver is fabricated in a 28‐nm high‐voltage CMOS process and verified up to 3.5 Gb/s per lane in the D‐PHY mode and 2.2 Gs/s per trio in the C‐PHY. A 14‐Gb/s dual‐mode receiver with MIPI D‐PHY and C‐PHY interfaces for mobile display drivers is proposed for broad compatibility with application processors. A mobile display driver using the proposed dual‐mode receiver is fabricated in a 28‐nm high‐voltage CMOS process and verified up to 3.5 Gb/s per lane in the D‐PHY mode and 2.2 Gs/s per trio in the C‐PHY.
ISSN:1071-0922
1938-3657
DOI:10.1002/jsid.916