Parallel hardware implementation of data hiding scheme for quality access control of grayscale image based on FPGA

Dither modulation is a well-known data hiding technique for the quality access control of the digital image. Sometimes, quality access control demands real-time hardware implementation to achieve low-power consumption, high-speed, and real time processing with greater reliability and at the same time, the scheme can be fitted with the existing consumer electronic devices. With this motivation, we proposed an efficient hardware architecture to implement a discrete cosine transform domain based quality access control scheme. The proposed very-large-scale-integration architecture is optimized by parallel processing and is implemented in a field programmable gate array. The architecture is tested over a large number of benchmark images. The scheme offers a 90% improvement in power consumption than the related implementations found in the literature. The scheme also achieves a very high throughput of 1.34 GB/s and 1.34 GB/s for the quality access control of encoder and decoder, respectively at a maximum operating frequency of 131.16 MHz, for the processing of (512 × 512) images.