Total error compensation of non-ideal signal parameters for Moiré encoders
[Display omitted] •A total error compensation strategy of non-ideal signal parameters for Moiré encoders is presented.•The compensation strategy consists of a passive compensation stage and an active compensation stage.•A Moiré encoder using the proposed compensation strategy is developed.•The effec...
Gespeichert in:
Veröffentlicht in: | Sensors and actuators. A. Physical. 2019-10, Vol.298, p.111539, Article 111539 |
---|---|
Hauptverfasser: | , , , , , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | [Display omitted]
•A total error compensation strategy of non-ideal signal parameters for Moiré encoders is presented.•The compensation strategy consists of a passive compensation stage and an active compensation stage.•A Moiré encoder using the proposed compensation strategy is developed.•The effectiveness of the proposed compensation strategy has been validated by experimental results.
Non-ideal encoder signal parameters generally include amplitude imbalance error, quadrature phase error, dc-offset error and harmonic distortion. These non-ideal signal parameters are the main cause of nonlinear interpolation errors for Moiré encoders. In this paper, a total error compensation strategy for correcting these non-ideal signal parameters is presented. The compensation strategy consists of a passive compensation stage and an active compensation stage, which are realized through hardware and software means, respectively. In the passive compensation stage, an optimized scanning grating with specified micro-pattern is employed to suppress the harmonic distortion. In the active compensation stage, an adaptive compensation algorithm is proposed to compensate the remained amplitude imbalance error, quadrature phase error and dc-offset error. In the experiment, a Moiré encoder using the optimized scanning grating is developed, and a digital circuit is designed by implementing the adaptive compensation algorithm into a field-programmable gate array (FPGA). The effectiveness of the total error compensation strategy has been validated by experimental results. |
---|---|
ISSN: | 0924-4247 1873-3069 |
DOI: | 10.1016/j.sna.2019.111539 |