Low Voltage Low Power Single Ended Operational Transconductance Amplifier for Low Frequency Applications
This paper presents the designing of a low voltage low power single ended operational transconductance amplifier (OTA) for low frequency application. The designed OTA combines three different schemes i.e. current splitting, current cancellation and source degeneration technique. Source degeneration...
Gespeichert in:
Veröffentlicht in: | Wireless personal communications 2019-06, Vol.106 (4), p.1875-1884 |
---|---|
Hauptverfasser: | , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | This paper presents the designing of a low voltage low power single ended operational transconductance amplifier (OTA) for low frequency application. The designed OTA combines three different schemes i.e. current splitting, current cancellation and source degeneration technique. Source degeneration method using resistor is one of the most simple and ubiquitous technique to linearize the transfer characteristics of OTA. Current splitting technique is utilized to reduce the transconductance of OTA and to improve the linearity. Current cancellation technique is used to further reduce the transconductance. The OTA circuit is operated in sub-threshold region due to the stringent power limitation requirement in integrated circuits. The transconductance of the OTA is 4.5 nA/V with a linear range of +/− 0.25 V. To test the applicability of the proposed OTA, a fifth order Butterworth OTA-C low pass filter is realized. The circuit is operated at a supply voltage of +/− 0.5 V and the power consumption of the filter is 487 nW. The DC gain of the filter is − 6.1 dB with a cutoff frequency of 250 Hz. THD of − 50.61 dB of the OTA-C filter is obtained for a 100 mV
pp
signal with 100 Hz frequency. The circuit shows the best THD performance with less pass band attenuation for single ended filter circuit. The circuit is simulated in cadence environment using 150 nm CMOS process technology. |
---|---|
ISSN: | 0929-6212 1572-834X |
DOI: | 10.1007/s11277-018-5726-1 |