Model Predictive Direct Power Control With Fixed Switching Frequency and Computational Amount Reduction

The model predictive direct power control (MPDPC) has attracted significant attention due to its outstanding dynamic response and high power factor. However, the variable switching frequency makes the design of alternating current (ac) filter more challenging, and the heavy computational burden limi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE journal of emerging and selected topics in power electronics 2019-06, Vol.7 (2), p.956-966
Hauptverfasser: Hu, Bihua, Kang, Longyun, Liu, Junfeng, Zeng, Jun, Wang, Shubiao, Zhang, Zhi
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The model predictive direct power control (MPDPC) has attracted significant attention due to its outstanding dynamic response and high power factor. However, the variable switching frequency makes the design of alternating current (ac) filter more challenging, and the heavy computational burden limits the application of MPDPC. This paper proposed a new cost function and four steps' MPDPC (FSMPDPC) scheme for T-type inverters. The proposed cost function can reduce the number of division operations and does not require calculating the duty cycles of all vectors. Meanwhile, the four steps' calculation process is divided into four steps to reduce the number of cycle calculations. The first three steps are assigned to adjust the active and reactive powers, and the neutral-point (NP) voltage is balanced in the fourth step. An experimental platform of a T-type inverter is established to demonstrate the superiorities of the proposed FSMPDPC. The results show that FSMPDPC improves the steady-state performance of the T-type inverter with lower current total harmonic distortion (THD) and lower ripples in the active and reactive powers. In addition, the proposed algorithm eases the computational burden of the digital signal processor (DSP).
ISSN:2168-6777
2168-6785
DOI:10.1109/JESTPE.2019.2894007