Experiments on VME and ISA Buses for a Computer Architecture Laboratory

This article presents a set of hardware experiments in the area of computer architecture. They combine their practical aspects with a set of simulation exercises. We propose a series of practical applications including both asynchronous VME/synchronous ISA buses and parallelism. The system on which experiments are carried out is an 80 × 86 CPU-based prototype.