Assessment of Self-Heating Effects Under Lateral Scaling of GaN HEMTs

The impact on self-heating mechanisms observed in GaN HEMTs fabricated on Si substrates is studied by means of a cellular Monte Carlo particle-based device simulator. Within this framework, the thermal effects are included through an energy-balance equation for phonons allowing for self-consistently...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on electron devices 2019-02, Vol.66 (2), p.908-916
Hauptverfasser: Latorre-Rey, Alvaro D., Merrill, Ky, Albrecht, John D., Saraniti, Marco
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The impact on self-heating mechanisms observed in GaN HEMTs fabricated on Si substrates is studied by means of a cellular Monte Carlo particle-based device simulator. Within this framework, the thermal effects are included through an energy-balance equation for phonons allowing for self-consistently coupling the charge and heat transport. First, the advanced electrothermal model of an experimental device is developed and calibrated to measured dc characteristics, showing an accurate description throughout the {I}_{\textsf {DS}} ( {V}_{\textsf {GS}}-{V}_{\textsf {DS}} ) space, as a result of capturing the temperature dependence of the scattering processes that modify the charge transport. Then, the model is used to assess the effect of lateral scaling, i.e., reducing the source-to-gate {L}_{\textsf {SG}} and gate-to-drain {L}_{\textsf {GD}} dimensions, in terms of detailed temperature maps obtained for the acoustic and optical phonon modes as well as the electric field and carrier velocity profiles. It is found that the hot spot in the channel is not located at the peak electric field as predicted by previous methods, but instead, it is shifted toward the drain up to 32 nm. Furthermore, it is shown that, while scaled devices offer improved dc and small-signal ac performance, they are subjected to temperatures up to 15% higher in the channel as compared to the original nonscaled device when dissipating the same dc power, and the temperature distribution throughout the device shows a strong correlation with the scaled layout.
ISSN:0018-9383
1557-9646
DOI:10.1109/TED.2018.2888812