Leakage current of germanium-on-insulator-based junctionless nanowire transistors
Junctionless nanowire transistors (JNTs) have been fabricated on ultra-thin-body germanium-on-insulator (GOI) substrates using a simple Si-compatible top-down process. These JNTs, which have gate lengths and widths that are both less than 100 nm, exhibit good electrical characteristics (Ion/Ioff rat...
Gespeichert in:
Veröffentlicht in: | Applied physics letters 2015-09, Vol.107 (13) |
---|---|
Hauptverfasser: | , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Junctionless nanowire transistors (JNTs) have been fabricated on ultra-thin-body germanium-on-insulator (GOI) substrates using a simple Si-compatible top-down process. These JNTs, which have gate lengths and widths that are both less than 100 nm, exhibit good electrical characteristics (Ion/Ioff ratio of ∼105 at Vd = −1 V). The effects of the back gate voltage, temperature, the device dimensions, and the channel doping concentration on the leakage currents of the fabricated devices were experimentally analyzed in detail. The results indicate that the leakage current is mainly affected by the gate tunneling current, the Shockley-Read-Hall generation current, the band-to-band tunneling current and the trap-assisted tunneling current. Design guidelines were then proposed to reduce the leakage currents of GOI-based JNTs. |
---|---|
ISSN: | 0003-6951 1077-3118 |
DOI: | 10.1063/1.4932172 |