A 10 Gbps D-PHY Transmitter Bridge Chip for FPGA-Based Frame Generator Supporting MIPI DSI of Mobile Display

A 10 Gbps D-PHY Transmitter Bridge Chip for FPGA-Based Frame Generator Supporting MIPI DSI of Mobile Display

A 10 Gbps transmitter bridge chip including four data lanes, which increases the bandwidth using an 8-to-1 serialization, is proposed for a field-programmable gate array (FPGA)-based frame generator to support the protocol of the D-PHY version 1.2 for the mobile industry processor interface (MIPI) d...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEICE Transactions on Electronics 2017/11/01, Vol.E100.C(11), pp.1035-1038
Hauptverfasser: KIM, Ho-Seong, LEE, Pil-Ho, HAN, Jin-Wook, SHIN, Seung-Hun, BAEK, Seung-Wuk, PARK, Doo-Ill, SEO, Yongkyu, JANG, Young-Chan
Format: Artikel
Sprache:eng
Schlagworte:
DSI
Field programmable gate arrays
FPGA-based frame generator
Microprocessors
MIPI D-PHY
Paths
phase-locked loop
transmitter bridge chip
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A 10 Gbps transmitter bridge chip including four data lanes, which increases the bandwidth using an 8-to-1 serialization, is proposed for a field-programmable gate array (FPGA)-based frame generator to support the protocol of the D-PHY version 1.2 for the mobile industry processor interface (MIPI) display serial interface (DSI).
ISSN:0916-8524
1745-1353
DOI:10.1587/transele.E100.C.1035