Impacts of Diameter and Ge Content Variation on the Performance of Si1-xGex p-Channel Gate-All-Around Nanowire Transistors
In this work, the impacts of both nanowire diameter (D NW ) and Ge content (%) on the performance of Si 1−x Ge x Gate-all-around nanowire p -channel FETs are investigated. The variations in SiGe Gate-all-around nanowire p -channel FETs induced by D NW variation, Ge content variation, and some stocha...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on nanotechnology 2018-01, Vol.17 (1), p.108-112 |
|---|---|
| Hauptverfasser: | , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 112 |
|---|---|
| container_issue | 1 |
| container_start_page | 108 |
| container_title | IEEE transactions on nanotechnology |
| container_volume | 17 |
| creator | Zhang, Xianle Liu, Xiaoyan Yin, Longxiang Du, Gang |
| description | In this work, the impacts of both nanowire diameter (D NW ) and Ge content (%) on the performance of Si 1−x Ge x Gate-all-around nanowire p -channel FETs are investigated. The variations in SiGe Gate-all-around nanowire p -channel FETs induced by D NW variation, Ge content variation, and some stochastic process variations including random dopants fluctuation, gate edge roughness, and metal gate granularity are also evaluated. |
| doi_str_mv | 10.1109/TNANO.2017.2774244 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_journals_1986428550</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8113562</ieee_id><sourcerecordid>1986428550</sourcerecordid><originalsourceid>FETCH-LOGICAL-c295t-65b9e3bbc66520c8bb522a83f5fc436d1d334fe0b6795a005da76586078480a23</originalsourceid><addsrcrecordid>eNo9kN9LwzAQx4soOKf_gL4EfM7MjyZNH8fUOhib4BTfStpeWaVNZpLh9K-3dUM4uHv4fu64TxRdUzKhlKR36-V0uZowQpMJS5KYxfFJNKJpTDEhSpz2s-ASUybez6ML7z9In5RCjaKfebfVZfDI1ui-0R0EcEibCmWAZtYEMAG9adfo0FiD-gobQM_gaus6bUoYuJeG4n0Ge7TFs402BlqU6QB42rZ46uyu37bUxn41DtDaaeMbH6zzl9FZrVsPV8c-jl4fH9azJ7xYZfPZdIFLloqApShS4EVRSikYKVVRCMa04rWoy5jLilacxzWQQiap0ISISg-vSZKoWBHN-Di6PezdOvu5Ax_yD7tzpj-Z01TJmCkhSJ9ih1TprPcO6nzrmk6775ySfHCc_znOB8f50XEP3RygBgD-AUUpF5LxXzOXd8U</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1986428550</pqid></control><display><type>article</type><title>Impacts of Diameter and Ge Content Variation on the Performance of Si1-xGex p-Channel Gate-All-Around Nanowire Transistors</title><source>IEEE Electronic Library (IEL)</source><creator>Zhang, Xianle ; Liu, Xiaoyan ; Yin, Longxiang ; Du, Gang</creator><creatorcontrib>Zhang, Xianle ; Liu, Xiaoyan ; Yin, Longxiang ; Du, Gang</creatorcontrib><description>In this work, the impacts of both nanowire diameter (D NW ) and Ge content (%) on the performance of Si 1−x Ge x Gate-all-around nanowire p -channel FETs are investigated. The variations in SiGe Gate-all-around nanowire p -channel FETs induced by D NW variation, Ge content variation, and some stochastic process variations including random dopants fluctuation, gate edge roughness, and metal gate granularity are also evaluated.</description><identifier>ISSN: 1536-125X</identifier><identifier>EISSN: 1941-0085</identifier><identifier>DOI: 10.1109/TNANO.2017.2774244</identifier><identifier>CODEN: ITNECU</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject><![CDATA[D<named-content xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:ali="http://www.niso.org/schemas/ali/1.0/" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" content-type="math" xlink:type="simple"> <inline-formula> <tex-math notation="LaTeX"> {_\text{NW}}</tex-math> </inline-formula> </named-content> variation ; Field effect transistors ; Fluctuations ; Gallium arsenide ; gate-all-around nanowire p-channel FETs ; Ge content ; Ions ; Logic gates ; Nanowire diameter ; Nanowires ; Resource description framework ; Semiconductor devices ; Silicon germanides ; Silicon germanium ; stochastic process variations ; TCAD simulation ; Transistors ; Variation]]></subject><ispartof>IEEE transactions on nanotechnology, 2018-01, Vol.17 (1), p.108-112</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2018</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c295t-65b9e3bbc66520c8bb522a83f5fc436d1d334fe0b6795a005da76586078480a23</citedby><cites>FETCH-LOGICAL-c295t-65b9e3bbc66520c8bb522a83f5fc436d1d334fe0b6795a005da76586078480a23</cites><orcidid>0000-0002-6867-2845 ; 0000-0003-2924-3949</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8113562$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>315,781,785,797,27928,27929,54762</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/8113562$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Zhang, Xianle</creatorcontrib><creatorcontrib>Liu, Xiaoyan</creatorcontrib><creatorcontrib>Yin, Longxiang</creatorcontrib><creatorcontrib>Du, Gang</creatorcontrib><title>Impacts of Diameter and Ge Content Variation on the Performance of Si1-xGex p-Channel Gate-All-Around Nanowire Transistors</title><title>IEEE transactions on nanotechnology</title><addtitle>TNANO</addtitle><description>In this work, the impacts of both nanowire diameter (D NW ) and Ge content (%) on the performance of Si 1−x Ge x Gate-all-around nanowire p -channel FETs are investigated. The variations in SiGe Gate-all-around nanowire p -channel FETs induced by D NW variation, Ge content variation, and some stochastic process variations including random dopants fluctuation, gate edge roughness, and metal gate granularity are also evaluated.</description><subject><![CDATA[D<named-content xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:ali="http://www.niso.org/schemas/ali/1.0/" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" content-type="math" xlink:type="simple"> <inline-formula> <tex-math notation="LaTeX"> {_\text{NW}}</tex-math> </inline-formula> </named-content> variation]]></subject><subject>Field effect transistors</subject><subject>Fluctuations</subject><subject>Gallium arsenide</subject><subject>gate-all-around nanowire p-channel FETs</subject><subject>Ge content</subject><subject>Ions</subject><subject>Logic gates</subject><subject>Nanowire diameter</subject><subject>Nanowires</subject><subject>Resource description framework</subject><subject>Semiconductor devices</subject><subject>Silicon germanides</subject><subject>Silicon germanium</subject><subject>stochastic process variations</subject><subject>TCAD simulation</subject><subject>Transistors</subject><subject>Variation</subject><issn>1536-125X</issn><issn>1941-0085</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2018</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kN9LwzAQx4soOKf_gL4EfM7MjyZNH8fUOhib4BTfStpeWaVNZpLh9K-3dUM4uHv4fu64TxRdUzKhlKR36-V0uZowQpMJS5KYxfFJNKJpTDEhSpz2s-ASUybez6ML7z9In5RCjaKfebfVZfDI1ui-0R0EcEibCmWAZtYEMAG9adfo0FiD-gobQM_gaus6bUoYuJeG4n0Ge7TFs402BlqU6QB42rZ46uyu37bUxn41DtDaaeMbH6zzl9FZrVsPV8c-jl4fH9azJ7xYZfPZdIFLloqApShS4EVRSikYKVVRCMa04rWoy5jLilacxzWQQiap0ISISg-vSZKoWBHN-Di6PezdOvu5Ax_yD7tzpj-Z01TJmCkhSJ9ih1TprPcO6nzrmk6775ySfHCc_znOB8f50XEP3RygBgD-AUUpF5LxXzOXd8U</recordid><startdate>201801</startdate><enddate>201801</enddate><creator>Zhang, Xianle</creator><creator>Liu, Xiaoyan</creator><creator>Yin, Longxiang</creator><creator>Du, Gang</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7SR</scope><scope>7U5</scope><scope>8BQ</scope><scope>8FD</scope><scope>JG9</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0002-6867-2845</orcidid><orcidid>https://orcid.org/0000-0003-2924-3949</orcidid></search><sort><creationdate>201801</creationdate><title>Impacts of Diameter and Ge Content Variation on the Performance of Si1-xGex p-Channel Gate-All-Around Nanowire Transistors</title><author>Zhang, Xianle ; Liu, Xiaoyan ; Yin, Longxiang ; Du, Gang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c295t-65b9e3bbc66520c8bb522a83f5fc436d1d334fe0b6795a005da76586078480a23</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2018</creationdate><topic><![CDATA[D<named-content xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:ali="http://www.niso.org/schemas/ali/1.0/" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" content-type="math" xlink:type="simple"> <inline-formula> <tex-math notation="LaTeX"> {_\text{NW}}</tex-math> </inline-formula> </named-content> variation]]></topic><topic>Field effect transistors</topic><topic>Fluctuations</topic><topic>Gallium arsenide</topic><topic>gate-all-around nanowire p-channel FETs</topic><topic>Ge content</topic><topic>Ions</topic><topic>Logic gates</topic><topic>Nanowire diameter</topic><topic>Nanowires</topic><topic>Resource description framework</topic><topic>Semiconductor devices</topic><topic>Silicon germanides</topic><topic>Silicon germanium</topic><topic>stochastic process variations</topic><topic>TCAD simulation</topic><topic>Transistors</topic><topic>Variation</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Zhang, Xianle</creatorcontrib><creatorcontrib>Liu, Xiaoyan</creatorcontrib><creatorcontrib>Yin, Longxiang</creatorcontrib><creatorcontrib>Du, Gang</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Engineered Materials Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>METADEX</collection><collection>Technology Research Database</collection><collection>Materials Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on nanotechnology</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Zhang, Xianle</au><au>Liu, Xiaoyan</au><au>Yin, Longxiang</au><au>Du, Gang</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Impacts of Diameter and Ge Content Variation on the Performance of Si1-xGex p-Channel Gate-All-Around Nanowire Transistors</atitle><jtitle>IEEE transactions on nanotechnology</jtitle><stitle>TNANO</stitle><date>2018-01</date><risdate>2018</risdate><volume>17</volume><issue>1</issue><spage>108</spage><epage>112</epage><pages>108-112</pages><issn>1536-125X</issn><eissn>1941-0085</eissn><coden>ITNECU</coden><abstract>In this work, the impacts of both nanowire diameter (D NW ) and Ge content (%) on the performance of Si 1−x Ge x Gate-all-around nanowire p -channel FETs are investigated. The variations in SiGe Gate-all-around nanowire p -channel FETs induced by D NW variation, Ge content variation, and some stochastic process variations including random dopants fluctuation, gate edge roughness, and metal gate granularity are also evaluated.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TNANO.2017.2774244</doi><tpages>5</tpages><orcidid>https://orcid.org/0000-0002-6867-2845</orcidid><orcidid>https://orcid.org/0000-0003-2924-3949</orcidid></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1536-125X |
| ispartof | IEEE transactions on nanotechnology, 2018-01, Vol.17 (1), p.108-112 |
| issn | 1536-125X 1941-0085 |
| language | eng |
| recordid | cdi_proquest_journals_1986428550 |
| source | IEEE Electronic Library (IEL) |
| subjects | D<named-content xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:ali="http://www.niso.org/schemas/ali/1.0/" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" content-type="math" xlink:type="simple"> <inline-formula> <tex-math notation="LaTeX"> {_\text{NW}}</tex-math> </inline-formula> </named-content> variation Field effect transistors Fluctuations Gallium arsenide gate-all-around nanowire p-channel FETs Ge content Ions Logic gates Nanowire diameter Nanowires Resource description framework Semiconductor devices Silicon germanides Silicon germanium stochastic process variations TCAD simulation Transistors Variation |
| title | Impacts of Diameter and Ge Content Variation on the Performance of Si1-xGex p-Channel Gate-All-Around Nanowire Transistors |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-17T04%3A20%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Impacts%20of%20Diameter%20and%20Ge%20Content%20Variation%20on%20the%20Performance%20of%20Si1-xGex%20p-Channel%20Gate-All-Around%20Nanowire%20Transistors&rft.jtitle=IEEE%20transactions%20on%20nanotechnology&rft.au=Zhang,%20Xianle&rft.date=2018-01&rft.volume=17&rft.issue=1&rft.spage=108&rft.epage=112&rft.pages=108-112&rft.issn=1536-125X&rft.eissn=1941-0085&rft.coden=ITNECU&rft_id=info:doi/10.1109/TNANO.2017.2774244&rft_dat=%3Cproquest_RIE%3E1986428550%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1986428550&rft_id=info:pmid/&rft_ieee_id=8113562&rfr_iscdi=true |