Maintaining I/O Data Coherence in Embedded Multicore Systems
In embedded systems, multiple cores mean multiple caches and often multiple cache levels. Consequently, maintaining coherency between the cores' caches and the data generated or consumed by I/O devices is challenging, with different solutions trading off hardware versus software complexity. The...
Gespeichert in:
| Veröffentlicht in: | IEEE MICRO 2009-05, Vol.29 (3), p.10-19 |
|---|---|
| 1. Verfasser: | |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 19 |
|---|---|
| container_issue | 3 |
| container_start_page | 10 |
| container_title | IEEE MICRO |
| container_volume | 29 |
| creator | Berg, T.B. |
| description | In embedded systems, multiple cores mean multiple caches and often multiple cache levels. Consequently, maintaining coherency between the cores' caches and the data generated or consumed by I/O devices is challenging, with different solutions trading off hardware versus software complexity. The optimal approach for I/O data coherence depends on application and system characteristics, and might require a combination of techniques. |
| doi_str_mv | 10.1109/MM.2009.44 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_journals_196372044</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5076435</ieee_id><sourcerecordid>1761824581</sourcerecordid><originalsourceid>FETCH-LOGICAL-c310t-4999d6a3ee717e5a7a649436b73b4f6b0a50f5742a53f0a71c1d71d54a16a6553</originalsourceid><addsrcrecordid>eNpd0E1Lw0AQBuBFFKzVi1cvwYsgpJ3JfnXBi9SqhYYe1POyTSaako-6mxz6741WPHgY5vLwMvMydokwQQQzTdNJAmAmQhyxERquY4GCH7MRJDqJUfPklJ2FsAUAmcBsxO5SVzbdMGXzHi2n6-jBdS6atx_kqckoKptoUW8ozymP0r7qyqz1FL3sQ0d1OGcnhasCXfzuMXt7XLzOn-PV-mk5v1_FGUfoYmGMyZXjRBo1SaedEkZwtdF8Iwq1ASehkFokTvICnMYMc425FA6VU1LyMbs55O58-9lT6GxdhoyqyjXU9sHOtIThG4mDvP4nt23vm-E4i0ZxnYAQA7o9oMy3IXgq7M6XtfN7i2C_a7Rpar9rtD_46oBLIvqDErQSXPIvA0xqig</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>196372044</pqid></control><display><type>article</type><title>Maintaining I/O Data Coherence in Embedded Multicore Systems</title><source>IEEE Electronic Library (IEL)</source><creator>Berg, T.B.</creator><creatorcontrib>Berg, T.B.</creatorcontrib><description>In embedded systems, multiple cores mean multiple caches and often multiple cache levels. Consequently, maintaining coherency between the cores' caches and the data generated or consumed by I/O devices is challenging, with different solutions trading off hardware versus software complexity. The optimal approach for I/O data coherence depends on application and system characteristics, and might require a combination of techniques.</description><identifier>ISSN: 0272-1732</identifier><identifier>EISSN: 1937-4143</identifier><identifier>DOI: 10.1109/MM.2009.44</identifier><identifier>CODEN: IEMIDZ</identifier><language>eng</language><publisher>Los Alamitos: IEEE</publisher><subject>Cache ; Coherence ; coherence manager ; Complexity ; Computer programs ; Consumption ; Control systems ; Data processing ; Devices ; Embedded computing ; Embedded software ; Embedded system ; Embedded systems ; Hardware ; hardware/software interfaces ; I/O coherence ; Input output ; memory hierarchy ; Microprocessors ; multicore ; Multicore processing ; Optimization ; Software ; Software maintenance ; US Department of Transportation</subject><ispartof>IEEE MICRO, 2009-05, Vol.29 (3), p.10-19</ispartof><rights>Copyright Institute of Electrical and Electronics Engineers, Inc. (IEEE) May/Jun 2009</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c310t-4999d6a3ee717e5a7a649436b73b4f6b0a50f5742a53f0a71c1d71d54a16a6553</citedby><cites>FETCH-LOGICAL-c310t-4999d6a3ee717e5a7a649436b73b4f6b0a50f5742a53f0a71c1d71d54a16a6553</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5076435$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27922,27923,54756</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5076435$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Berg, T.B.</creatorcontrib><title>Maintaining I/O Data Coherence in Embedded Multicore Systems</title><title>IEEE MICRO</title><addtitle>MM</addtitle><description>In embedded systems, multiple cores mean multiple caches and often multiple cache levels. Consequently, maintaining coherency between the cores' caches and the data generated or consumed by I/O devices is challenging, with different solutions trading off hardware versus software complexity. The optimal approach for I/O data coherence depends on application and system characteristics, and might require a combination of techniques.</description><subject>Cache</subject><subject>Coherence</subject><subject>coherence manager</subject><subject>Complexity</subject><subject>Computer programs</subject><subject>Consumption</subject><subject>Control systems</subject><subject>Data processing</subject><subject>Devices</subject><subject>Embedded computing</subject><subject>Embedded software</subject><subject>Embedded system</subject><subject>Embedded systems</subject><subject>Hardware</subject><subject>hardware/software interfaces</subject><subject>I/O coherence</subject><subject>Input output</subject><subject>memory hierarchy</subject><subject>Microprocessors</subject><subject>multicore</subject><subject>Multicore processing</subject><subject>Optimization</subject><subject>Software</subject><subject>Software maintenance</subject><subject>US Department of Transportation</subject><issn>0272-1732</issn><issn>1937-4143</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2009</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpd0E1Lw0AQBuBFFKzVi1cvwYsgpJ3JfnXBi9SqhYYe1POyTSaako-6mxz6741WPHgY5vLwMvMydokwQQQzTdNJAmAmQhyxERquY4GCH7MRJDqJUfPklJ2FsAUAmcBsxO5SVzbdMGXzHi2n6-jBdS6atx_kqckoKptoUW8ozymP0r7qyqz1FL3sQ0d1OGcnhasCXfzuMXt7XLzOn-PV-mk5v1_FGUfoYmGMyZXjRBo1SaedEkZwtdF8Iwq1ASehkFokTvICnMYMc425FA6VU1LyMbs55O58-9lT6GxdhoyqyjXU9sHOtIThG4mDvP4nt23vm-E4i0ZxnYAQA7o9oMy3IXgq7M6XtfN7i2C_a7Rpar9rtD_46oBLIvqDErQSXPIvA0xqig</recordid><startdate>20090501</startdate><enddate>20090501</enddate><creator>Berg, T.B.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20090501</creationdate><title>Maintaining I/O Data Coherence in Embedded Multicore Systems</title><author>Berg, T.B.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c310t-4999d6a3ee717e5a7a649436b73b4f6b0a50f5742a53f0a71c1d71d54a16a6553</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Cache</topic><topic>Coherence</topic><topic>coherence manager</topic><topic>Complexity</topic><topic>Computer programs</topic><topic>Consumption</topic><topic>Control systems</topic><topic>Data processing</topic><topic>Devices</topic><topic>Embedded computing</topic><topic>Embedded software</topic><topic>Embedded system</topic><topic>Embedded systems</topic><topic>Hardware</topic><topic>hardware/software interfaces</topic><topic>I/O coherence</topic><topic>Input output</topic><topic>memory hierarchy</topic><topic>Microprocessors</topic><topic>multicore</topic><topic>Multicore processing</topic><topic>Optimization</topic><topic>Software</topic><topic>Software maintenance</topic><topic>US Department of Transportation</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Berg, T.B.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE MICRO</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Berg, T.B.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Maintaining I/O Data Coherence in Embedded Multicore Systems</atitle><jtitle>IEEE MICRO</jtitle><stitle>MM</stitle><date>2009-05-01</date><risdate>2009</risdate><volume>29</volume><issue>3</issue><spage>10</spage><epage>19</epage><pages>10-19</pages><issn>0272-1732</issn><eissn>1937-4143</eissn><coden>IEMIDZ</coden><abstract>In embedded systems, multiple cores mean multiple caches and often multiple cache levels. Consequently, maintaining coherency between the cores' caches and the data generated or consumed by I/O devices is challenging, with different solutions trading off hardware versus software complexity. The optimal approach for I/O data coherence depends on application and system characteristics, and might require a combination of techniques.</abstract><cop>Los Alamitos</cop><pub>IEEE</pub><doi>10.1109/MM.2009.44</doi><tpages>10</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0272-1732 |
| ispartof | IEEE MICRO, 2009-05, Vol.29 (3), p.10-19 |
| issn | 0272-1732 1937-4143 |
| language | eng |
| recordid | cdi_proquest_journals_196372044 |
| source | IEEE Electronic Library (IEL) |
| subjects | Cache Coherence coherence manager Complexity Computer programs Consumption Control systems Data processing Devices Embedded computing Embedded software Embedded system Embedded systems Hardware hardware/software interfaces I/O coherence Input output memory hierarchy Microprocessors multicore Multicore processing Optimization Software Software maintenance US Department of Transportation |
| title | Maintaining I/O Data Coherence in Embedded Multicore Systems |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T08%3A18%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Maintaining%20I/O%20Data%20Coherence%20in%20Embedded%20Multicore%20Systems&rft.jtitle=IEEE%20MICRO&rft.au=Berg,%20T.B.&rft.date=2009-05-01&rft.volume=29&rft.issue=3&rft.spage=10&rft.epage=19&rft.pages=10-19&rft.issn=0272-1732&rft.eissn=1937-4143&rft.coden=IEMIDZ&rft_id=info:doi/10.1109/MM.2009.44&rft_dat=%3Cproquest_RIE%3E1761824581%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=196372044&rft_id=info:pmid/&rft_ieee_id=5076435&rfr_iscdi=true |