A Study on Practically Unlimited Endurance of STT-MRAM

Magnetic tunnel junctions integrated for spin-transfer torque magnetoresistive random-access memory are by far the only known solid-state memory element that can realize a combination of fast read/write speed and high endurance. This paper presents a comprehensive validation of high endurance of dee...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on electron devices 2017-09, Vol.64 (9), p.3639-3646
Hauptverfasser: Kan, Jimmy J., Chando Park, Chi Ching, Jaesoo Ahn, Yuan Xie, Pakala, Mahendra, Kang, Seung H.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Magnetic tunnel junctions integrated for spin-transfer torque magnetoresistive random-access memory are by far the only known solid-state memory element that can realize a combination of fast read/write speed and high endurance. This paper presents a comprehensive validation of high endurance of deeply scaled perpendicular magnetic tunnel junctions (pMTJs) in light of various potential spin-transfer torque magnetoresistive random-access memory (STT-MRAM) use cases. A statistical study is conducted on the time-dependent dielectric breakdown (TDDB) properties and the dependence of the p MTJ lifetime on voltage, polarity, pulsewidth, duty cycle, and temperature. The experimental results coupled with TDDB models project >10 15 write cycles. Furthermore, this work reports system-level workload characterizations to understand the practical endurance requirements for realistic memory applications.The results suggestthat the cycling endurance of STT-MRAM is "practically unlimited," which exceeds the requirements of various memory use cases, including high-performance applications such as CPU level-2 and level-3 caches.
ISSN:0018-9383
1557-9646
DOI:10.1109/TED.2017.2731959