Fully digital BPSK demodulator for satellite supressed carrier telecommand system
Summary In this paper, we present the design of a fully digital binary phase shift keying demodulator for application in satellite high‐rate suppressed carrier telecommand system. The proposed system digitalizes the received signal in the intermediate frequency stage using bandpass sampling techniqu...
Gespeichert in:
Veröffentlicht in: | International journal of satellite communications and networking 2017-07, Vol.35 (4), p.359-374 |
---|---|
Hauptverfasser: | , , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Summary
In this paper, we present the design of a fully digital binary phase shift keying demodulator for application in satellite high‐rate suppressed carrier telecommand system. The proposed system digitalizes the received signal in the intermediate frequency stage using bandpass sampling technique, and the resulting baseband signal is used to synchronization of symbol and phase and to bit detection. The design of all functional modules is presented in details. Another innovation presented in this work is the inclusion of a non‐linearity in the phase synchronizer module to permit its operation independent from the signal amplitude. Moreover, aiming the characterization and performance evaluation of the system, we do some original mathematical analyses. Finally, test results show that the demodulator complies all the project requirements, and the prototype implementation loss, in terms of bit energy to noise power density ratio, is less than 0.3 dB. Copyright © 2016 John Wiley & Sons, Ltd.
This paper presents the design of a digital binary phase shift keying demodulator for application in satellite high‐rate carrier telecommand system. The design of all functional modules is shown in details as well as the mathematical analyses concerning the performance evaluation. Test results of a field‐programmable gate array implemented prototype are presented and discussed. |
---|---|
ISSN: | 1542-0973 1542-0981 |
DOI: | 10.1002/sat.1188 |