Optimized Design for 4H-SiC Power DMOSFET

An optimized tradeoff between blocking voltage and specific ON-resistance for 4H-silicon carbide power vertical double-implanted metal-oxide-semiconductor field-effect transistor (DMOSFET) is exclusively obtained as a function of doping concentration in the drift region. Based on a novel analytical...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE electron device letters 2016-11, Vol.37 (11), p.1454-1457, Article 1454
Hauptverfasser: Di Benedetto, L., Licciardo, G. D., Erlbacher, T., Bauer, A. J., Rubino, A.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:An optimized tradeoff between blocking voltage and specific ON-resistance for 4H-silicon carbide power vertical double-implanted metal-oxide-semiconductor field-effect transistor (DMOSFET) is exclusively obtained as a function of doping concentration in the drift region. Based on a novel analytical model of the electric field in the gate oxide of 4H-SiC DMOSFETs, we propose a closed-form equation of the Junction FET (JFET) region width and the drift thickness as function of doping concentration without using fitting and empirical parameters to obtain the maximum figure of merit. Model results are successfully verified with TCAD numerical simulations, covering a wide range of device performances, and experimental results.
ISSN:0741-3106
1558-0563
1558-0563
DOI:10.1109/LED.2016.2613821